Monophasic input signal from the Simulator seen at point (A) on the Signal Gate circuit diagram and the inverted absolute value at (B). The downward-pointing arrow indicates the moment the gating pulses start and lags the input peak by about 0.4 microseconds.