Universal Logic Circuits

Description

The UC series of ULC $^{\rm m}$ s is well suited for converting medium- to large-sized CPLDs and FPGAs. Devices are implemented in high-performance CMOS technology with 0.85-mm (drawn) channel lengths, and are capable of supporting flip-flop toggle rates of 150 MHz, operating clock frequencies up to 90 MHz, and input to output delays as fast as 9 ns.

The architecture of the UC series allows for efficient support for conversions of many PLD architecture and FPGA device types up through 240 pins. The large number of available gates allows the implementation of limited amounts of RAM in FPGA architectures that support this feature, as well as JTAG boundary-scan and scan-path testing.

Conversion to the UC series of ULC can provide a significant reduction in operating power when compared

to the original PLD or FPGA. This is especially true when compared to many PLD and CPLD architecture devices, which typically consume 100 mA or more even when not being clocked. The UC series has a very low standby consumption of 0.4 nA/gate typically, which would yield a standby current of 4 mA on a 10,000 gate design. Operating consumption is a strict function of clock frequency, which typically results in a power reduction of 50% to 90% depending on the device being compared.

The UC series provides several options for output buffers, including a variety of drive levels up to 24 mA (commercial temperature range only), current-controlled, and slew-rate limited. Schmitt-trigger inputs are also an option.

UC series ULCs exhibits very good immunity to latch-up, through the use of an epitaxial p-type substrate.

Features

- High-performance ULC family suitable for medium- to large-sized CPLDs and FPGAs
- Conversions to approximately 75,000 FPGA gates
- Pin counts to 240 pins
- Any pin-out matched due to limited number of dedicated pads
- High current drive capability on each I/O
 - Sink/source current up to 24 mA per buffer (commercial), 12 mA (industrial, military)
- 0.85-mm (drawn)/0.65-mm (effective) dual-layer metal CMOS technology
- Full range of packages: DIP, SOIC, LCC/PLCC, PQFP/TQFP, PGA/PPGA
- 3.3-V to 5-V operation
- Low quiescent current: 0.4 nA/gate
- Available in commercial, industrial, automotive, military and space grades

Product Outline

Part Number	Pads	Equivalent FPGA Gates	Maximum Drive
UC04	32	1000	N/A
UC08	44	2100	N/A
UC2	68	5000	N/A
UC5	88	10000	500
UC8	128	14000	850
UC10	128	18000	1100
UC12	160	20000	1300
UC22	148	30000	1850
UC29	200	40000	2500
UC35	184	48000	4300
UC50	220	60000	5700
UC66	292	75000	7500

Architecture

The basic element of the UC family is called a cell. One cell can typically implement from two to three FPGA gates. Cells are arranged in rows, with horizontal routing resources provided between the rows. Vertical routing is provided with metal two. I/O cells are provided at each pad, and may be configured as inputs, outputs, I/Os, V_{DD} or V_{SS} as required^a to match any FPGA or PLD pin-out.

3-2 Rev. A (30/06/95)

a) Except for one pin in each corner (four each on UC66) dedicated as only V_{DD} or V_{SS} , which typically are unused.

Matra MHS UC Series

The "Max Bits RAM" column listed in the Product Outline table details the maximum amount of Xilinx XC4000 style RAM (16 X 1 blocks etc.) that could be implemented in each matrix if all of the cells were used for RAM. In an actual circuit, some of the cells would be required to implement logic, so the actual amount of RAM would need to be reduced to accommodate the logic.

In order to improve noise immunity within the device, separate V_{DD} and V_{SS} busses are provided for the internal cells and the I/O cells.

I/O Options

Inputs

Each input can be programmed as TTL, CMOS, or Schmitt Trigger, with or without a pull-up or pull-down resistor.

Fast Output Buffer

Fast output buffers are able to source or sink 3 mA to 12 mA or 24 mA in commercial temperature according to the chosen option.

Current Controlled Output Buffer

These buffers have been designed to smooth high current spikes during output transitions, especially when high-speed operation is required, while maintaining a good switching performance. At the beginning of an output transition, one third of the total output power is applied to the load, until the output voltage reaches $V_{DD/2}$. Then, the full output stage is activated to speed up the second half of the switching phase.

The auto-adaptive technique provides a very good compromise between noise and switching performance.

Slew Rate Controlled Output Buffer

In this mode, the p- and n-output transistor commands are delayed, so that they are never "ON" together, resulting in a low switching current and low noise. These buffer are dedicated to very high load drive.

3.3-V Compatibility

Several factors are influencing the growing trend toward 3.3-V circuit operation. Among these are the desire to increase battery operating life, while at the same time decreasing battery weight, improving performance and adding features to notebook and sub-notebook personal computers. Another is the heat dissipation in ever denser and faster VLSI semiconductors, such as the latest generation of high-performance microprocessors. The UC series of ULCs is fully capable of supporting operation at 3.3 V or 5 V. The performance specifications of any given ULC design, however, must be explicitly specified as 3.3 V, 5 V or both.

Rev. A (30/06/95) 3-3

UC Series

Matra MHS

Absolute Maximum Ratings

Recommended Operating Range

V_{DD}		 	$5 \text{ V } \pm 5\% \text{ c}$	or 3.3 V $\pm 5\%$
Operating T	èmperature			
Commercia	1	 		0 to 70°C
Industrial .		 		. –40 to 85°C
Military		 		−55 to 125°C

DC Characteristics

		Test Conditions					
Parameter	Symbol	$T_A = Commercial$	Min	Тур	Max	Unit	
		V _{DD} = 5 V, I _{OH} (See Note a)	2.4				
0	V_{OH}	VDD = 3 V, IOH (See Note a)	3.84			1	
Output Voltage		$V_{DD} = 3.3 \text{ V}, I_{OH} \text{ (See Note a)}$	2.4			$\left[\begin{array}{cc} v \end{array}\right]$	
	V _{OL}	$I_{OL} = -24$, 12, 6, 3 depending on buffer			0.4	1	
Input Voltage	V _{IH}		2.2			1	
input voltage	V_{IL}				0.8	1	
Input Leakage Current		$V_{IN} = V_{SS}$	-5	-1			
	T	$V_{IN} = V_{DD}$		1	5		
input Leakage Current	I_{IX}	With pull-up, $V_{IN} = V_{SS}$	-100	-40		mA	
		With pull-down, $V_{IN} = V_{DD}$		40	100		
Output Leakage Current	I _{OX}	$V_{OUT} = V_{SS}$ or V_{DD}	-5		5		
Output Short Circuit Current	I	$V_{OUT} = V_{SS}$ or V_{DD}			110	mA	
Output Short Circuit Current	I _{OS}	$V_{OUT} = V_{SS}$	-90			IIIA	
Standby Current	I_{CSB}			0.4	1	nA/ Gate	
Operating Current	I_{DDOP}			1	3	mA/ Gate/ MHz	
Input Capacitance	C _{IN}	$V_{DD} = 5.0 \text{ V}, V_{IN} = 2.0 \text{ V}$		3		pF	
Output Capacitance	C _{OUT}	$V_{OUT} = 2.0 \text{ V}$		3		P	

Notes

Internal Timing Characteristics

These timing parameters for selected macro cells are provided for information only. Only pin-to-pin timing characteristics are guaranteed for ULCs, and the actual specification is determined by the original FPGA or PLD data sheet plus any specific parameters that are agreed to separately by MHS.

Conditions: $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, Typical Process, Statistical Wire Length. All delays measured at $V_{IN}/V_{OUT} = 2.5 \text{ V}$.

Масго Туре		Parameter	Symbol	Min	Max (1) ^a	Max (4) ^a	Units
2-Input NAND	NAND2				0.3	0.8	
8-Input NAND	NAND8	Propagation Time	t _{PD}		1.2	1.4	ns
Inverter	INV1				0.02	0.7	

3-4 Rev. A (30/06/95)

a. I_{OH} =24, 12, 6, 3. Selection determined by FPGA or PLD data sheet requirements.

Internal Timing Characteristics (Cont'd)

Масго Туре		Parameter	Symbol	Min	Max (1) ^a	Max (4) ^a	Units
Inventing Tri State Duffer	TRISTAN	Propagation Time	t_{PD}		0.5	1.2	
Inverting Tri-State Buffer	IKISTAN	Enable Time	$t_{\rm EN}$		0.8	1.5	
		Setup Time	$t_{ m SU}$	1.2			
		Hold Time	t _H	0.8			
Resetable Latch	LATCHNR1	Pulse Width	t_{PW}	1.4			
Resetable Laten	LAICHNRI	Propagation Time	t_{DQ}		0.8	1.3	
		Enable Time	$t_{\rm EN}$		1.3	1.8	
		Reset Time	t_{RN}		0.6	1.1	
D Flip-Flop with Reset		Setup Time	$t_{ m SU}$	0.5			
		Hold Time	t _H	0.7			
	DFFNR	Pulse Width	t _{PW}	0.8			
		Clock Delay Time	t_{CQ}		1.3	1.8	
		Reset Time	t_{RN}		1.0	1.3	ns
TETL C. (11 I. (D. C)	BUFINTTL		t _{PLH}		0.9	1.4	
TTL Compatible Input Buffer	BUTINTIL	ĺ	t _{PHL}		1.2	1.3	
TTL Compatible I/O Buffer	BUFIOTTL	1	t _{PLH}		0.9	1.4	
Input Mode	BUFIOTIL	l	t _{PHL}		1.2	1.3	
Output Buffer	BUFOUT	Duomo action Time	t _{PLH}		2.2	4.2	
Output butter	вогоот	Propagation Time	t _{PHL}		2.4	3.8	
TTL Commetite I/O Doffers	BUFIOTTL	1	t _{PLH}		2.6	4.6	
TTL Compatible I/O Buffer	BUFIOTIL		t _{PHL}		2.6	4.0	
Ti Su Du Du		1	t _{PLH}		2.6	4.6	
	BUF3STA		t _{PHL}		2.6	4.0	
Tri-State Output Buffer	DUFSSIA	Enable Time	t _{PZH}		2.6	4.6	
		Enable Time	t_{PZL}		2.6	4.0	

Notes

Derating Factors: $t_P = K_P x K_t x K_V x t_{NOMINAL}$

Process												
Pro	cess	Best		Nominal			Worst					
K	P		0.	70		1.00			1.40			
Ambient Temp	Ambient Temperature °C											
T _A	-55	_4	40	0		2	5	7	0	8	5	125
K _T	0.64	0.′	71	0.88		1.0	00	1.3	20	1.26		1.44
Supply Voltage	Supply Voltage											
V _l	DD	3	3.13	3.3	3.47	3.63	4	4.5	4.75	5	5.25	5.5
K	V	1.74	1.66	1.56	1.48	1.40	1.27	1.13	1.06	1	0.96	0.93

Rev. A (30/06/95)

a. Fan-outs for internal connection are: Max (1) = 1 internal load, Max (4) = 4 internal loads. Fanouts for output buffers are: Max (1) = 25 pF, Max (4) = 100 pF. Max values are provided for worst case of THL or TLH for internal cells.

UC Series

Matra MHS

External Timing Characteristics

(Over the Operating Range)

These timing parameters are provided for information only. Actual pin-to-pin timing characteristics guaranteed for ULCs are determined by the original FPGA or PLD

data sheet plus any specific parameters that are agreed to separately by MHS.

					М		
Parameter	Symbol	Test Conditions	SSO	Min	Тур	Max	Unit
		UC04, UC08			9.0	14.0	
		UC2			11.0	18.0	1
		UC5			11.0	18.0	1
Propagation Time	t _{PD}	UC8, UC10			12.0	19.0	1
		UC12, UC22			12.0	19.0	1
		UC29, UC35			13.0	21.0	1
		UC50, UC66			15.0	24.0	1
		UC04, UC08	32		11.0	18.0	1
		UC2	52		13.0	21.0	
		UC5	64		13.0	21.0	
Clock Delay Time	t _{CO}	UC8, UC10	100		15.0	24.0	ns
		UC12, UC22	124		15.0	24.0	1115
		UC29, UC35	164		27.0	27.0	1
		UC50, UC66	200		20.0	32.0	1
Hold Time	t _H			0.8			1
		UC04, UC08	32		9.0	14.0	1
		UC2	52		11.0	18.0	1
		UC5	64		11.0	18.0	1
Output Enable Time	t _{EN}	UC8, UC10	100		13.0	21.0	1
		UC12, UC22	124		13.0	21.0	1
		UC29, UC35	164		15.0	24.0	1
		UC50, UC66	200		18.0	29.0	1

3-6 Rev. A (30/06/95)

Power Consumption

Static Power Consumption for UC Series ULCs

There are three main factors to consider:

1. Leakage in the core:

 $P_{LC} = V_{DD} * I_{CCSB} * number of used gates$

2. Leakage in inputs and tri-stated outputs:

 $P_{LIO} = V_{DD} * (I_{IX} * N + I_{OZ} * M)$

where: N = number of inputs

M = number of tri-stated outputs

Care must be taken to include the appropriate figure for pins with pull-ups or pull-downs. In practice, the static consumption calculation is typically done to determine the standby current of a device; in this case only those pins sourcing current should be included, i.e. where V_{IN} or $V_{OUT} = V_{DD}$.

Dc power dissipation in driving I/O buffers due to resistive loads:

In practice, the static consumption calculation is typically done to determine the standby current of a device, and under circumstances where all of the outputs are tri-stated or in input mode. So this term is

Global formula for static consumption:

 $P_{SB} = P_{LC} + P_{LIO}$

Dynamic Power Consumption for UC Series ULCs

There are four main factors to consider:

- 1. Static power dissipation is negligible compared to dynamic and can be ignored.
- Dc power dissipation in I/O buffers due to resistive loads:

$$P_1~(mW) = V_{OL} * \Sigma_n~(D_{Ln} * I_{OLn}) + (~V_{DD} - V_{OH}) * \Sigma_n~(D_{Hn} * I_{OHn})$$

where: Σ_n is a summation over all of the outputs and Σ_n

 I_{OLn} and I_{OHn} are the appropriate values for driver n

 D_{Ln} = percentage of time n is being driven to V_{OL}

this term to be treated as zero. TTL loads source

 D_{Hn} = percentage of time n is being driven to V_{OH} It is difficult to obtain an exact value for this factor, since it is determined primarily by external system parameters. However, in practice this can be simplified to one of two cases where the device is either driving CMOS loads or driving TTL loads. CMOS loads can be approximated as purely capacitive loads, allowing

significant current in the low state, but not the high state, allowing the second summation to be ignored. If a 50% duty cycle is assumed for dynamic outputs driving TTL loads, this can be approximated as:

$$P_1 \ (mW) = V_{OL} * (\Sigma_n * I_{OLn}/2 + \Sigma_m * I_{OLm})$$
 (TTL loads)

where n are dynamic outputs and m are static low outputs.

3. Dynamic power dissipation for the internal gates:

$$\begin{split} &P_2 \ (mW) = V_{DD} * I_{DDOP} * \Sigma_g \ (N_f * f_g)/1000 \\ &\text{where: } N_f = \text{number of gates toggling at frequency } f_g \\ &f_g = \text{clock frequency of internal logic in MHz} \\ &\text{Note: If the actual toggle rates are not known, a rule of thumb is to assume that the average used gate is toggling at one half of the input clock frequency.} \end{split}$$

4. Dynamic power dissipation in the outputs:

$$\begin{split} P_3 \ (mW) &= V_{DD}^2 * \Sigma_n \ f_n * (C_{OUT} + C_n)/1000 \\ \text{where:} \ \ f_n &= \text{clocking frequency in MHz of output n} \\ C_n &= \text{output load capacitance in pF of output n} \\ C_{OUT} &= \text{output capacitance from DC Characteristics} \\ \text{Global formula for dynamic consumption:} \\ P &= P_1 + P_2 + P_3 \end{split}$$

Example:

Static calculation

A 100-pin ULC with 3000 used gates, 10 inputs, 20 I/Os in input mode, 40 outputs all tri-stated. No pull-ups or pull-downs. Half of the pins are at V_{DD} , half at V_{SS} . Input clock is not toggling. For this example only the current calculation is desired, so the V_{DD} term in the equations is dropped.

$$\begin{split} P_{LC} &= 1 * 3000 = 3 \text{ mA} \\ P_{LIO} &= ((10 + 20) * 5 + 40 * 5)/2 = 105 \text{ mA} \\ P_{SB} &= 3 + 105 = 108 \text{ mA} \end{split}$$

Dynamic Calculation

We take a 16-bit resettable ripple counter which is approximately 100 gates, operating at a clock frequency of 33 MHz, which gives an average clock frequency of 33 MHz/16 for each bit and each output. There are no static outputs on this device. Operation is at 5 V, and 6-mA outputs are used and loaded at 25 pF. The output buffers are driving CMOS loads.

3-7

$$\begin{aligned} P_1 &= 0 \\ P_2 &= 5 * 3 * 100 * 33/16/1000 = 3 \text{ mW} \\ P_3 &= 5^2 * 16 * 33/16 * (25 + 2)/1000 = 22 \text{ mW} \\ P &= 0 + 5 + 22 = 27 \text{ mW} \end{aligned}$$

Rev. A (30/06/95)

Typical ULC Test Conditions

For ac specification purposes, an improved output loading scheme has been defined for MHS high-drive (24 mA), high-speed ULC devices. The schematic below (Figure 1) describes the typical conditions for testing these ULC devices, using the standard loading scheme commonly available on high-end ATE.

Compared to a no-load condition, this provides the following advantages:

- Output load is more representative of "real life" conditions during transitions.
- Transient energy is absorbed at the end of the line to prevent reflections which would lead to inaccurate ATE measurements.




Figure 1. Typical ULC Test Conditions

3-8 Rev. A (30/06/95)

ULC[™] **Ordering Information**

Prior to conversion, ULCs are referred to by a generic ULC part number and separate package designation plus an optional temperature range formed as follows:

ULC/ base PLD or FPGA


pins-package

where base PLD or FPGA refers to 22 V, 10 or EPM7128 or XC3030

Example:

ULC part number for XC3030A-5PL84C would be: ULC/XC3030, 84-PLCC

After conversion, a specific ULC code is ordered as follows:



(30/06/95)