

Test report

Absolute maximum ratings

Parameters	Symbol	Value	Unit	Test no.
Output drain voltage Pin 5, 6, 7, 8	V_{OD}	20	V	84, 85, 86, 87
Analogue supply voltage Pin 16 (with 220 Ω seriell resistance one minute)	V_A	8 to 16	V	24
	V_A	24	V	

Electrical characteristics

$V_{DD} = 5$ V, $T_{amb} = 25^\circ\text{C}$, unless otherwise specified

Parameters	Test conditions / Pin	Symbol	Min.	Typ.	Max.	Unit	Test no.
Supply voltage	Pin 1	V_{DD}	4.5	5.0	5.5	V	–
Quiescent supply current	Pin 1	I_{DD}		6.0	11.6	mA	27
FM input sensitivity, FMOSC Pin 9							
$f_i = 70$ to 120 MHz	$R_G = 50 \Omega$	V_{SFM}	25			mV	168, 169, 170, 171
$f_i = 120$ to 130 MHz	$R_G = 50 \Omega$	V_{SFM}	50			mV	177
AM input sensitivity, AMOSC Pin 11							
$f_i = 0.5$ to 35 MHz	$R_G = 50 \Omega$	V_{SAM}	25			mV	150, 151, 152, 153, 154, 155
Oscillator input sensitivity, OSCIN Pin 18							
$f_i = 0.1$ to 15 MHz	$R_G = 50 \Omega$	V_{SOSC}	100			mV	Digital test: ok or not ok
Switching output SWO 1, SWO 2, SWO 3, SWO 4 (open drain) Pins 5, 6, 7 and 8							
Output voltage LOW	$I_L = 1$ mA	V_{SWOL}		200	400	mV	48,49,50,51
Output voltage LOW			$I_L = 0.1$ mA		20	100	
Output leakage current HIGH	$V_5, V_6, V_7, V_8 = 20$ V	I_{OHL}			100	nA	84,85,86,87
Phase detector PDFM Pin 13							
Output current 1		$\pm I_{PDFM}$	400	500	600	μA	56, 57
Output current 2		$\pm I_{PDFM}$	100	125	150	μA	58, 59
Leakage current					20	nA	92
Phase detector PDAM Pin 14							
Output current 1		$\pm I_{PDAM}$	75	100	125	μA	88, 89
Output current 2		$\pm I_{PDAM}$	20	25	30	μA	90, 91
Leakage current					20	nA	60
Analogue output PDFMO, PDAMO Pins 12 and 15							
Saturation voltage	$I = 15$ mA	V_{sat}		270	400	mV	46, 83

Electrical characteristics

$V_{DD} = 5\text{ V}$, $T_{amb} = 25^\circ\text{C}$, unless otherwise specified

Parameters	Test conditions / Pin	Symbol	Min.	Typ.	Max.	Unit	Test No.
I²C bus SCL, SDA, AS							
Input voltage HIGH LOW	Pin 2, 3, 4	V_{iBUS}	3.0 0		V_{DD} 1.5	V V	Digital test: ok or not ok
Output voltage Acknowledge LOW	Pin 3 $I_{SDA} = 3\text{ mA}$	V_O			0.4	V	
Clock frequency	Pin 2	f_{SCL}			100	kHz	
Rise time SDA, SCL	Pin 2, 3	t_r			1	μs	
Fall time SDA, SCL	Pin 2, 3	t_f			300	ns	
Period of SCL HIGH LOW	Pin 2 HIGH LOW	t_H t_L	4.0 4.7			μs μs	
Setup time							
Start condition Data Stop condition Time the bus must be free before a new transmission can be started		t_{sSTA} t_{sDAT} t_{sSTOP} t_{wSTA}	4.7 250 4.7 4.7			μs ns μs μs	Digital test: ok or not ok
Hold time							
Start condition DATA		t_{hSTA} t_{hDAT}	4.0 0			μs μs	Digital test: ok or not ok

Bus timing

