## $I^{2} \mathrm{C}$ BUS CONTROLLED 70MHz RGB PREAMPLIFIER

- 70MHz TYPICAL BANDWIDTH AT 4Vpp OUTPUT WITH 12pF CAPACITIVE LOAD
- 5.5ns TYPICAL RISE/FALL TIME AT 4Vpp OUTPUT WITH 12 pF CAPACITIVE LOAD
- POWERFULL OUTPUT DRIVE CAPABILITY
- BRT, CONT, DRIVE, OUTPUT DC LEVEL, OSD CONTRAST, BACK-PORCH CLAMPING PULSE WIDTH ARE ${ }^{2}$ C C BUS CONTROLLED
- INTERNAL BACK-PORCH CLAMPING pULSE GENERATOR
- OSD WHITE BALANCE TRACKING
- INTERNAL OSD SWITCHES
- BLANKING AND FAST-BLANKING INPUTS
- VERY LARGE DRIVE ADJUSTMENT RANGE (48dB)
- SEMI-TRANSPARENT BACKGROUND ON OSD PICTURE
- ABLCONTROL


## DESCRIPTION

The TDA9203A is a digitaly controlled wideband video preamplifier intended for use in mid range color monitor. All controls and adjustments are digitaly performed thanks to $I^{2} \mathrm{C}$ serial bus. Contrast, brightness and DC output level of RGB signals are common to the 3 channels and drive adjustment is separate for each channel. Three $I^{2} \mathrm{C}$ gain controlled OSD inputs can be switched with RGB signals using fast blanking command. Clamping of RGB signals is performed thanks to a flexible integrated system. The white balance adjustment is effective on brightness, video and OSD signals. The TDA9203A works for application using AC or DC coupled CRT driver.
The ABL input provides a 12 dB Max. attenuation on the current contrast value according average beam limitation voltage.
Because of its features and due to component saving the TDA9203A leads to a very performant and cost effective application.


PIN CONNECTIONS


PIN DESCRIPTION

| Name | Pin | Type | Function |
| :---: | :---: | :---: | :--- |
| IN1 | 1 | I | $1^{\text {st }}$ Channel Main Picture Input |
| OSD1 | 2 | I | $1^{\text {st }}$ Channel OSD Input |
| AV $_{\text {DD }}$ | 3 | I | 12 V Analog $\mathrm{V}_{\text {DD }}$ |
| IN2 | 4 | I | $2^{\text {nd }}$ Channel Main Picture Input |
| OSD2 | 5 | I | $2^{\text {nd }}$ Channel OSD Input |
| AGND | 6 | I/O | Analog Ground |
| IN3 | 7 | I | $3^{\text {rd }}$ Channel Main Picture Input |
| OSD3 | 8 | I | $3^{\text {rd }}$ Channel OSD Input |
| ABL | 9 | I | ABL Input |
| LGND | 10 | I/O | Logic Ground |
| SDA | 11 | I/O | Serial Data Line |
| SCL | 12 | I | Serial Clock Line |


| Name | Pin | Type | Function |
| :---: | :---: | :---: | :--- |
| FBLK | 13 | I | Fast Blanking Input |
| BLK | 14 | I | Blanking Input |
| PGND3 | 15 | $\mathrm{I} / \mathrm{O}$ | $3^{\text {rd }}$ Channel Power Ground |
| OUT3 | 16 | O | $3^{\text {rd }}$ Channel Output |
| PV $_{\text {CC3 }}$ | 17 | I | $3^{\text {rd }}$ Channel Power $\mathrm{V}_{\mathrm{CC}}$ |
| PGND2 | 18 | $\mathrm{I} / \mathrm{O}$ | $2^{\text {nd }}$ Channel Power Ground |
| OUT2 | 19 | O | $2^{\text {nd }}$ Channel Output |
| PV $_{\text {CC2 }}$ | 20 | I | $2^{\text {nd }}$ Channel Power $\mathrm{V}_{\mathrm{Cc}}$ |
| PGND1 | 21 | $\mathrm{I} / \mathrm{O}$ | $1^{\text {st }}$ Channel Power Ground |
| OUT1 | 22 | O | $1^{\text {st }}$ Channel Output |
| PV | CC1 | 23 | I |
| $1^{\text {st }}$ Channel Power $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| HSYNC | 24 | I | Horizontal Synch Input |

## BLOCK DIAGRAM



9203A-02.EPS

## FUNCTIONAL DESCRIPTION

## Input Stage

The $R, G$ and $B$ signals must be fed to the three inputs through coupling capacitors (100nF).
The maximum input peak-to-peak video amplitude is 1 V .
The input stage includes a clamping function. This clamp is using the input serial capacitor as "memory capacitor" and is gated by an internally generated "Back-Porch-Clamping-Pulse (BPCP)".
The synchronization edge of the BPCP is selected according bit 0 of register R8.
When B0R8 is set to 1 , the BPCP is synchronized on the leading edge of the blanking pulse BLKinputs on Pin 14 (see Figure 1). B7R8 allows to use positive or negative blanking signal on Pin 14. At power on reset TDA9203A use only positive blanking.

Figure 1


When B0R8 is clear to 0 , the BPCP is synchronized on the second edge of the horizontal pulse HSYNC inputs on Pin 24. An automatic function allows to use positive or negative horizontal pulse on Pin 24 (see Figure 2).

Figure 2


In both case BPCP width is adjustable by $\mathrm{I}^{2} \mathrm{C}, \mathrm{B} 1$ and B2 of register R8 (see R8 Table P8).

Contrast Adjustment (8 bits)
The contrast adjustment is made by controlling simultaneously the gain of three internal variable gain amplifiers through the $\mathrm{I}^{2} \mathrm{C}$ bus interface.
The contrast adjustment allows to cover a typical range of 48 dB .

## ABL Control

The TDA9203A ${ }^{2} \mathrm{C}$ preamplifier provides an ABL input (automatic beam limitation) to attenuate
$R, G, B$ video signals according to beam intensity. The operating range is 2.5 V typicaly, from 5.3 V to 2.8 V . A typical 12dB Max. attenuation is applied to the signal whatever the current gain is. Refer to Figure 3 for $A B L$ input attenuation range.
In case of software control, the ABL input must be pulled to $A V_{D D}$ through a resistor to limit power consumption (see Figure 11).
$A B L$ input voltage must not exceeed $A V_{D D}$. Input resistor is $10 \mathrm{k} \Omega$ and equivalent schematic given in Figure 11.

## Figure 3



## Brightness Adjustment (8 bits)

As for the contrast adjustment, the brightness is controlled by $\mathrm{I}^{2} \mathrm{C}$.
The brightness function consists to add the same DC offset to the three R, G, B signals after contrast amplification. This DC-Offset is present only outside the blanking pulse (see Figure 4).
The DC output level during the blanking pulse, is forced to "INFRA-BLACK" level (VDc).

Drive Adjustment ( $3 \times 8$ bits)
In order to adjust the white balance, the TDA9203A offers the possibility to adjust separately the overall gain of each complete video channel. The gain of each channel is controlled by $\mathrm{I}^{2} \mathrm{C}$ (8bits each).
The very large drive adjustment range (48dB) allows different standard or custom color temperature.
It can also be used to adjust the output voltages at the optimum amplitude to drive the C.R.T drivers, keeping the whole contrast control for end-useronly. The drive adjustment is located after the CONTRAST, BRIGHTNESS and OSD switch blocks, so that the white balance will remains correct when BRT is adjusted, and will also be correct on OSD portion of the signal.

## FUNCTIONAL DESCRIPTION (continued)

## OSD Inputs

The TDA9203A includes all the circuitry necessary to mix OSD signals intothe RGB main-picture. Four pins are dedicated to this function as follow.
Three TTL RGB On Screen Display inputs (Pin 2, 5 and 8). These three inputs are connected to the three outputs of the corresponding ON-SCREENDISPLAY processor (ex : STV942x).
One Fast Blanking Input (FBLK, Pin 13) which is also connected to the FBLK output of the same ON-SCREEN-DISPLAY processor.
When a high level is present on FBLK, the IC will acts as follow :

- The three main picture RGB input signals are internally switched to the internal input clamp reference voltage.
- The three output signals are set to voltages corresponding to the state ( 0 or 1 ) on the three OSD inputs (see Figure 4).
Example:
If FBLK $=1$ and OSD1, OSD2, OSD3) $=1,0,1$ respectively.
Then OUT1, OUT2, OUT3 will be equal to Vosd, Vbrt, Vosd,
where : $\mathrm{V}_{\text {BRT }}=\mathrm{V}_{\text {BLACK }}+B R T, \mathrm{~V}_{\text {SD }}=\mathrm{V}_{\text {BRT }}+\mathrm{OSD}$ BRT is the brightness DC level $I^{2} C$ adjustable.
OSD is the On-Screen Display signal value $I^{2} \mathrm{C}$ adjustable from 0 V to 5.5 V PP by step of 0.36 V .
Semi-transparent function is controlled thanks to Bit 6 of R8 register (see Table 1).
When semi-transparent mode is activated, video signal is divided by 2 (CONT).


## Table 1

| FBLK | OSD1 | OSD2 | OSD3 | B6R8 | Output <br> Signal (OUTn) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | x | x | x | 0 | Video |
| 1 | x | x | x | 0 | OSD (1) |
| 0 | x | x | x | 1 | Video |
| 1 | 0 | x | x | 1 | OSD |
| 1 | x | 1 | x | 1 | OSD |
| 1 | x | x | 0 | 1 | OSD |
| 1 | 1 | 0 | 1 | 1 | Semi-trans- <br> parent (2) |

Notes: 1. All OSD colors are displayed.
2. One OSD color is displayed as semi-transparent video without effect on brightness and DC level adjustment.

## Output Stage

The three outputstages incorporate threefunctions which are :

- The blanking stage : When high level is applied to the BLK input (Pin 14), the three outputs are switched to a voltage which is 400 mV lower than the BLACK level. The black level is the output voltage with minimum brightness when input signal video amplitude is equal to " 0 ".
- The output stage itself : It is a large bandwidth output amplifier which allow to deliver up to $5 \mathrm{~V}_{\mathrm{PP}}$ on the three outputs (for 0.7 V video signal on the inputs).
- The output CLAMP : The IC also incorporates three internal output clamp (sample and hold system) which allow to DC shift the three output signals. The DC output voltage is adjustable through $I^{2} \mathrm{C}$ with 4 bits. Practicaly, the DC output level allow to adjust the BLK level ( $V_{D C}=400 \mathrm{mV}$ under $V_{\text {BLACK }}$ from 0.9 V to 2.9 V with $12 \times 165 \mathrm{mV}$.
The overall waveforms of the output signal according to the different adjustment are shown in Figures 4 and 5 .


## Serial Interface

The 2-wires serial interface is an $I^{2} \mathrm{C}$ interface.
The slave address of the TDA9203A is DC (in hexadecimal).

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |

## Data Transfer

The host MCU can write data into the TDA9203A registers. Read mode is not available.
To write data into the TDA9203A, after a start, the MCU must send (see Figure 6) :

- The ${ }^{2} \mathrm{C}$ addressslave byte with a low level for the R/W bit.
- The byte of the internal register address where the MCU wants to write data(s).
- The data.

All bytes are sent MSB bit first and the write data transter is closed by a stop.

FUNCTIONAL DESCRIPTION (continued)
Figure 4 : Waveforms VOUT, BRT, CONT, OSD


Figure 5 : Waveforms (DRIVE adjustment)


Figure $6:{ }^{2} \mathrm{C}$ Write Operation

| scl- |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| Start ${ }^{\text {c- }}$ BC Slave Addross | Regisier Address | Data Bye | "Аск" Stop |

## QUICK REFERENCE DATA

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  | Signal Bandwidth (4V $\mathrm{VPP}^{\prime} / 12 \mathrm{pF}$ load) |  | 70 |  | MHz |
|  | Rise and Fall Time (4V $\mathrm{VP} / 12 \mathrm{pF}$ load) |  | 5.5 |  | ns |
|  | Drive Adjustment Range on the 3 Channels separately |  | 48 |  | dB |
|  | Maximum Output Voltage (VIN $\left.=0.7 \mathrm{~V}_{\mathrm{PP}}\right)$ |  | 5 |  | $\mathrm{~V}_{\mathrm{PP}}$ |
|  | Output Voltage Range (AC + DC) |  |  | 8 | V |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply Voltage (Pins 3-9-17-20-23) | 14 | V |
| $\mathrm{~V}_{\mathrm{IN} 1}$ | Voltage at any Input Pins (except SDA \& SCL \& Logical Inputs) | $\mathrm{GND}<\mathrm{V}_{\mathrm{IN} 1}<\mathrm{V}_{\mathrm{S}}$ | V |
| $\mathrm{V}_{\mathrm{IN} 2}$ | Voltage at Input Pins SDA \& SCL | $\mathrm{GND}<\mathrm{V}_{\mathrm{IN} 2}<5.5$ | V |
| $\mathrm{~V}_{\mathrm{IN} 3}$ | Voltage at Logical Inputs (OSD, FBLK, BLK, HSYNC) | $\mathrm{GND}<\mathrm{V}_{\text {IN3 }}<5.5$ | V |
| $\mathrm{~V}_{\text {ESD }}$ | ESD Susceptability (Human body model ; 100pF Discharge through 1.5k $\Omega$ ) | 2 | kV |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | $-40,+150$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {oper }}$ | Operating Temperature | $0,+70$ | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {th ( }}^{\text {j-a) }}$ ) | Junction-ambient Thermal Resistance | 69 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply Voltage | Pins 3-9-17-20-23 | 10.8 | 12 | 13.2 | V |
| $\mathrm{I}_{\mathrm{S}}$ | Supply Current (All $\mathrm{V}_{\mathrm{S}}$ Pin current) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 60 |  | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | Video Input Voltage Amplitude | Pins 1-4-7 |  | 0.7 | 1 | $\mathrm{~V}_{\mathrm{PP}}$ |
| $\mathrm{V}_{\mathrm{O}}$ | Typical Output Voltage Range | Pins $16-19-22$ | 0.5 | - | 8 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input (OSD, FBLK, BLK, HSYNC) | Pins 2-5-8-13-14-24 |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High Level Input (OSD, FBLK, BLK, HSYNC) | Pins 2-5-8-13-14-24 | 2.4 |  |  | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input Current (OSD, FBLK, BLK, HSYNC) | $0.4 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}$ | -10 |  | +10 | $\mu \mathrm{~A}$ |

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=12 \mathrm{pF}, R_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AV | Maximum Gain (20 $\log x \mathrm{~V}_{\text {OUT }} \mathrm{AC} / \mathrm{V}_{\text {IN AC }}$ ) | Contrast \& Drive at maximum |  | 18 |  | dB |
| CAR | Contrast Attenuation Range | $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\text {PP }}$, Contrast \& Drive at POR |  | 48 |  | dB |
| DAR | Drive Attenuation Range |  |  | 48 |  | dB |
| GM | Gain Match | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}_{\mathrm{PP}}, \mathrm{V}_{\text {IN }}=0.7 \mathrm{~V}_{\text {PP }}$ Contrast $=$ Drive $=$ Maxi $\times 0.7$ (power-on reset value) |  | $\pm 0.1$ |  | dB |
| BW | Bandwidth Large Signal | $\begin{aligned} & \text { At }-3 \mathrm{~dB}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{PP}}, \mathrm{~V}_{\text {OUT }}=4 \mathrm{~V}_{\mathrm{PP}} \\ & \text { Contrast }=\text { Drive }=\text { Maxi } \times 0.87 \end{aligned}$ |  | 70 |  | MHz |
| DIS | Video Output Distorsion (see Note) | $\mathrm{f}=1 \mathrm{MHz}$, $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {PP }}, \mathrm{V}_{\text {IN }}=1 \mathrm{~V}_{\text {PP }}$ |  | 0.3 |  | \% |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Video Output Rise and Fall Time (see Note) | $\begin{aligned} & \mathrm{VIN}=0.7 \mathrm{~V}_{\mathrm{PP}}, \mathrm{~V}_{\mathrm{OUT}}=4 \mathrm{~V}_{\mathrm{PP}} \\ & \text { Contrast = Drive }=\text { Maxi } \times 0.87 \end{aligned}$ |  | 5.5 |  | ns |
| BRT | Brightness Maximum DC Level Brightness Minimum DC Level |  |  | $\begin{gathered} 2.5 \\ 0 \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| BRTM | Brightness Matching | BRT $=50 \%$, Drive at POR |  | $\pm 20$ |  | mV |
| $\begin{aligned} & \text { OSD } \\ & \text { CAR } \end{aligned}$ | Contrast Attenuation Range for OSD Input |  |  | 24 |  | dB |
| DC | Output Maximum DC Level Output Minimum DC Level |  |  | $\begin{aligned} & \hline 2.5 \\ & 0.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{R}_{\mathrm{L}}$ | Equivalent Load on Video Output | with $\mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\mathrm{j}}$ Max. |  | 1 |  | k $\Omega$ |
| CT | Croostalk between Video Channels (see Note) | $\begin{aligned} & \text { Vout }=2.5 \mathrm{~V}_{\mathrm{PP}}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{PP}} \\ & \text { Contrast }=\text { Drive }=\text { Maxi } \times 0.7 \\ & \text { (power-on reset value) } \\ & \mathrm{f}_{\mathrm{IN}}=1 \mathrm{MHz} \end{aligned}$ | 44 |  |  | dB |
| $\mathrm{G}_{\text {ABL }}$ | ABL Min. Attenuation ABL Max. Attenuation | $\mathrm{V}_{\text {ABL }}=5.3 \mathrm{~V}$ Typical <br> $\mathrm{V}_{\mathrm{ABL}}=2.8 \mathrm{~V}$ Typical |  | $\begin{gathered} \hline 0 \\ 12 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{I}_{\text {ABL }}$ | ABL Input Current | $\mathrm{V}_{\text {ABL }}=5.3 \mathrm{~V}$ |  | 20 |  | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {ABL }}$ | ABL Input Resistor | See Figure 11 |  | 10 |  | $\mathrm{k} \Omega$ |

Note: These parameters are not tested on each unit. They are measured during an internal qualification procedure which includes characterization on batches coming from corners of our processes and also from temperature characterization.
$I^{2} C$ ELECTRICAL CHARACTERISTICS $\left(T_{a m b}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\right.$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage | On Pins SDA, SCL |  |  | 1.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 3 |  |  | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current (Pins SDA, SCL) | $0.4 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}$ | -10 |  | +10 | $\mu \mathrm{~A}$ |
| $\mathrm{f}_{\text {SCL(Max.) }}$ | SCL Maximum Clock Frequency |  | 200 |  |  | kHz |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | SDA Pin when $A C K$ <br> Sink Current $=6 \mathrm{~mA}$ |  |  | 0.6 | V |

$I^{2}$ C INTERFACE TIMINGS REQUIREMENTS (see Figure 7)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {BUF }}$ | Time the bus must be free between 2 access | 1300 |  |  | ns |
| $\mathrm{t}_{\text {HDS }}$ | Hold Time for Start Condition | 600 |  |  | ns |
| $\mathrm{t}_{\text {SUP }}$ | Set-up Time for Stop Condition | 600 |  |  | ns |
| $\mathrm{t}_{\text {Low }}$ | The Low Period of Clock | 1300 |  |  | ns |
| $\mathrm{t}_{\text {HIGH }}$ | The High Period of Clock | 600 |  |  | ns |
| $\mathrm{t}_{\text {HDAT }}$ | Hold Time Data | 300 |  |  | ns |
| $\mathrm{t}_{\text {SUDAT }}$ | Set-up Time Data | 250 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Rise and Fall Time of both SDA and SCL |  |  |  |  |

Figure 7


## REGISTER DESCRIPTION

Registers Sub-address

| Address (Hex) | Register Names | Function | POR Value |
| :---: | :---: | :---: | :---: |
| 01 | Contrast | DAC 8-bit | B4 |
| 02 | Brightness | DAC 8-bit | B4 |
| 03 | Drive 1 | DAC 8-bit | B4 |
| 04 | Drive 2 | DAC 8-bit | B4 |
| 05 | Drive 3 | DAC 8-bit | B4 |
| 06 | Output DC Level | DAC 4-bit | 08 |
| 07 | OSD Contrast | DAC 4-bit | 08 |
| 08 | BP and Miscellaneous | See R8 Table | 04 |

Contrast Register (R1) (Video $\mathrm{IN}=0.5 \mathrm{VPP}$, Brightness at minimum, Drive at maximum)

| Hex | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | $\mathbf{C O N T}\left(\mathbf{V}_{\text {PP }}\right)$ | G (dB) | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |  |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.015 | -30 |  |
| 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.031 | -24 |  |
| 04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0.062 | -18 |  |
| 08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0.125 | -12 |  |
| 10 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0.25 | -6 |  |
| 20 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0.5 | 0 |  |
| 40 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 6 |  |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 12 |  |
| B4 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 2.812 | 15 | X |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 4 | 18 |  |

Brightness Register (R2) (Drive at maximum)

| Hex | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | BRT (V) | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.010 |  |
| 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.020 |  |
| 04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0.040 |  |
| 08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0.080 |  |
| 10 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0.160 |  |
| 20 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0.320 |  |
| 40 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.640 | 1.28 |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1.8 |  |
| B4 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 2.56 |  |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |

TDA9203A

REGISTER DESCRIPTION (continued)
Drive Registers (R3, R4, R5) (Video IN = 0.5VPP, Brightness at minimum, Contrast at maximum)

| Hex | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | CONT $\left(\mathbf{V}_{\text {PP }}\right)$ | G (dB) | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |  |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.015 | -30 |  |
| 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.031 | -24 |  |
| 04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0.062 | -18 |  |
| 08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0.125 | -12 |  |
| 10 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0.25 | -6 |  |
| 20 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0.5 | 0 |  |
| 40 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 6 |  |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 12 |  |
| B4 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 2.812 | 15 | $\times$ |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 4 | 18 |  |

Output DC Level Register (R6)

| Hex | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | DC (V) | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 03 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0.52 |  |
| 04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0.69 |  |
| 08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1.35 | $X$ |
| $0 F$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 2.5 |  |

Code 00Hex, 01Hex and 02Hex : not to be used
OSD Contrast Register (R7) (VOSD IN $=2.4 \mathrm{~V}_{\text {Min... }}$, Drive at maximum)

| Hex | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | OSD $(\mathbf{V})$ | G (dB) | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |  |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.36 | -24 |  |
| 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.73 | -18 |  |
| 04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1.46 | -12 |  |
| 08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2.93 | -6 | $X$ |
| $0 F$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 5.5 | 0 |  |

BP and Miscellaneous Register (R8)

| b7 | b6 | b5 | $\mathbf{b 4}$ | b3 | b2 | b1 | b0 | Function | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: |
|  |  |  |  |  |  |  | 0 | BP Source $=$ HSYNC | X |
|  |  |  |  |  |  |  | 1 | BP Source $=$ BLK |  |
|  |  |  |  |  | 0 | 0 |  | BP Pulse Width $=0.33 \mu \mathrm{~s}$ |  |
|  |  |  |  |  | 0 | 1 |  | BP Pulse Width $=0.66 \mu \mathrm{~s}$ | X |
|  |  |  |  |  | 1 | 0 |  | BP Pulse Width $=1 \mu \mathrm{~s}$ |  |
|  |  |  |  |  | 1 | 1 |  | BP Pulse Width $=1.3 \mu \mathrm{~s}$ | X |
|  |  |  | 0 | 0 |  |  |  | Test Purposes | X |
|  |  | 0 | 0 | 0 |  |  |  | Soft Blanking OFF | X |
|  |  | 1 | 1 | 1 |  |  |  | Soft Blanking ON | X |
|  | 0 |  |  |  |  |  |  | Semi Transparent OFF |  |
|  | 1 |  |  |  |  |  |  | Semi Transparent ON |  |
| 0 |  |  |  |  |  |  |  | Positive Blanking Polarity Selection |  |
| 1 |  |  |  |  |  |  |  | Negative Blanking Polarity Selection |  |

INTERNAL SCHEMATICS
Figure 8


Figure 10


Figure 12


Figure 14


Figure 9


Figure 11


Figure 13


Figure 15


## APPLICATION DIAGRAM



## PACKAGE MECHANICAL DATA

## 24 PINS - PLASTIC DIP (SHRINK)



| Dimensions | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A |  |  | 5.08 |  |  | 0.20 |
| A1 | 0.51 |  |  | 0.020 |  |  |
|  | 3.05 | 3.30 | 4.57 | 0.120 | 0.130 | 0.180 |
| B | 0.36 | 0.46 | 0.56 | 0.0142 | 0.0181 | 0.0220 |
| B1 | 0.76 | 1.02 | 1.14 | 0.030 | 0.040 | 0.045 |
| C | 0.23 | 0.25 | 0.38 | 0.0090 | 0.0098 | 0.0150 |
| D | 22.61 | 22.86 | 23.11 | 0.890 | 0.90 | 0.910 |
| E | 7.62 |  | 8.64 | 0.30 |  | 0.340 |
| E1 | 6.10 | 6.40 | 6.86 | 0.240 | 0.252 | 0270 |
| e |  | 1.778 |  |  | 0.070 |  |
| e1 |  | 7.62 |  |  | 0.30 |  |
| e2 |  |  | 10.92 |  |  | 0.430 |
| e3 |  |  | 1.52 |  |  | 0.060 |
| L | 2.54 | 3.30 | 3.81 | 0.10 | 0.130 | 0.150 |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical comp onents in lifesupport devicesor systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics
© 1998 STMicroelectronics - All Rights Reserved
 Rights to use these components in a $I^{2} C$ system, is granted provided that the system conforms to the $I^{2} C$ Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

