
INTEGRATED CIRCUITS



Product specification Supersedes data of April 1993 File under Integrated Circuits, IC02 1996 Aug 26



Product specification

8-bit high-speed analog-to-digital converter

TDA8716

FEATURES

- 8-bit resolution
- Sampling rate up to 120 MHz
- ECL (10 K family) compatible digital inputs and outputs
- Overflow/Underflow output
- Low power dissipation
- Low input capacitance (13 pF typ.).

APPLICATIONS

- High speed analog-to-digital convertion
- Video signal digitizing
- Radar pulse analysis
- Transient signal analysis
- High energy physics research
- Medical systems
- Industrial instrumentation.

QUICK REFERENCE DATA

Measured over full voltage and temperature ranges, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{EEA}	analog supply voltage		-5.45	-5.2	-4.95	V
V _{EED}	digital supply voltage		-5.45	-5.2	-4.95	V
I _{EEA}	analog supply current		-	50	55	mA
I _{EED}	digital supply current		-	100	110	mA
I _{EEO}	output supply current	$R_L = 2.2 \text{ k}\Omega$	-	20	25	mA
V _{RB}	reference voltage BOTTOM		-	-3.130	-	V
V _{RT}	reference voltage TOP		-	-1.870	-	V
ILE	DC integral linearity error	see Fig.8	-	±0.5	±1	LSB
DLE	DC differential linearity error	see Fig.9	-	±0.25	±0.45	LSB
EB	effective bit	$f_i = 20 \text{ MHz};$ $f_{CLK} = 100 \text{ MHz}$	-	7	-	bits
f _{CLK}	maximum clock frequency		120	-	-	MHz
P _{tot}	total power dissipation	excluding load	-	780	900	mW


ORDERING INFORMATION

TYPE NUMBER		PACKAGE				
ITFE NUMBER			VERSION			
TDA8716	DIP24	plastic dual in-line package; 24 leads (600 mil)	SOT101-1			
TDA8716T	SO32L	plastic small outline package; 32 leads; body width 7.5 mm	SOT287-1			

GENERAL DESCRIPTION


The TDA8716 is an 8-bit high-speed Analog-to-Digital Converter (ADC) designed for HDTV and professional applications. The device converts the analog input signal into 8-bit binary coded digital words at a sampling rate of 120 MHz. All digital outputs are ECL compatible.

BLOCK DIAGRAM




PINNING TDA8716

SYMBOL	PIN	DESCRIPTION
CLK	1	complementary clock input
CLK	2	clock input
V _{EED1}	3	digital negative supply voltage (-5.2 V)
C _{PLT2}	4	two's complement output select (active HIGH)
V_{EEA}	5	analog negative supply voltage (-5.2 V)
V _{RB}	6	reference voltage BOTTOM
AGND1	7	analog ground 1
VI	8	analog input
V _{RM}	9	reference voltage MIDDLE decoupling
V _{RT}	10	reference voltage TOP
AGND2	11	analog ground 2
V _{EED2}	12	digital negative supply voltage (-5.2 V)
DGND1	13	digital ground 1
D0	14	digital output (LSB)
D1	15	digital output
D2	16	digital output
D3	17	digital output
D4	18	digital output
OGND	19	output ground supply voltage (0 V)
D5	20	digital output
D6	21	digital output
D7	22	digital output (MSB)
IR	23	IN range
DGND2	24	digital ground 2



PINNING TDA8716T

	DIN	DECODIDION
SYMBOL	PIN	DESCRIPTION
CLK	1	complementary clock input
CLK	2	clock input
V _{EED1}	3	digital negative supply voltage (-5.2 V)
n.c.	4	not connected
n.c.	5	not connected
C _{PLT2}	6	two's complement output select (active HIGH)
V _{EEA}	7	analog negative supply voltage (-5.2 V)
V _{RB}	8	reference voltage BOTTOM
AGND1	9	analog ground 1
VI	10	analog input
V _{RM}	11	reference voltage MIDDLE decoupling
n.c.	12	not connected
n.c.	13	not connected
V _{RT}	14	reference voltage TOP
AGND2	15	analog ground 2
V _{EED2}	16	digital negative supply voltage (-5.2 V)
DGND1	17	digital ground 1
D0	18	digital output (LSB)
D1	19	digital output
n.c.	20	not connected
n.c.	21	not connected
D2	22	digital output
D3	23	digital output
D4	24	digital output
OGND	25	output ground supply voltage (0 V)
D5	26	digital output
D6	27	digital output
n.c.	28	not connected
n.c.	29	not connected
D7	30	digital output (MSB)
IR	31	IN range
DGND2	32	digital ground 2



TDA8716

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{EEA}	analog supply voltage		-7.0	+0.3	V
V _{EED1} ,V _{EED2}	digital supply voltage		-7.0	+0.3	V
$V_{EEA} - V_{EED1};$ $V_{EEA} - V_{EED2}$	supply voltage differences		-1	+1	V
VI	input voltage	referenced to AGND	V _{EEA}	0	V
V _{CLK} ; <u>CLK</u> (p-p)	input voltage for differential clock drive (peak-to-peak value)	note 1	_	2.0	V
I _O	output current (each output stage)		-	10	mA
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	operating ambient temperature		0	+70	°C
Tj	junction temperature		-	+150	°C

Note

1. The circuit has two clock inputs: CLK and CLK. Sampling takes place on the rising edge of the clock input signal: CLK and CLK are two's complementary ECL signals.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	from junction to ambient	in free air		
	SOT101		35	K/W
	SOT287 (see Fig.4)		65	K/W

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

TDA8716

CHARACTERISTICS

 $V_{EEA} = -4.95$ to -5.45 V; V_{EED1} , $V_{EED2} = -4.95$ to -5.45 V; AGND, DGND and OGND shorted together; $T_{amb} = 0$ to +70 °C; unless otherwise specified. (Typical values taken at $V_{EEA} = -5.2$ V; V_{EED1} , $V_{EED2} = -5.2$ V; $T_{amb} = 25$ °C).


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply				•	I.	
V _{EEA}	analog supply voltage		-5.45	-5.2	-4.95	V
V _{EED1} ,V _{EED2}	digital supply voltage		-5.45	-5.2	-4.95	V
I _{EEA}	analog supply current		-	50	55	mA
I _{EED1} ,I _{EED2}	digital supply current		-	100	110	mA
I _{EE}	output supply current	$R_L = 2.2 \text{ k}\Omega$	-	20	25	mA
V _{diff}	supply voltage differential	$V_{EEA} - V_{EED1}; V_{EEA} - V_{EED2}$	-0.5	0	+0.5	V
Reference vo	Itages for the resistor ladder				1	•
V _{RB}	reference voltage BOTTOM		-3.5	-3.13	-	V
V _{RT}	reference voltage TOP		_	-1.87	-1.5	V
V _{ref}	reference voltage differential	V _{RT} – V _{RB}	_	1.26	-	V
V _{OB}	voltage offset BOTTOM	note 1	-	130	-	mV
V _{OT}	voltage offset TOP	note 1	-	130	-	mV
V _{I(p-p)}	input voltage amplitude (peak-to-peak value)		0.95	1.0	1.5	V
I _{ref}	reference current		-	15	-	mA
R _{LAD}	resistor ladder		_	85	-	Ω
TC _{RL}	temperature coefficient of the resistor ladder		-	0.18	-	Ω/Κ
Inputs	·				1	·
CLK and CLK	input					
V _{IL}	LOW level input voltage		-1850	-1770	-1650	mV
V _{IH}	HIGH level input voltage		-960	-880	-810	mV
IIL	LOW level input current	V _{CLK} = -1.77 V	-	1	-	μA
I _{IH}	HIGH level input current	V _{CLK} = -0.88 V	-	10	-	μA
R _I	input resistance		-	20	-	kΩ
CI	input capacitance		-	2	-	pF
V _{CLK(p-p)}	differential clock input V _{CLK} – V _{CLK} (peak-to-peak value)		-	900	-	mV
Analog input;		1	1			
I _{IB}	input current BOTTOM	V _{RB} = -3.13 V	-	0	-	μA
I _{IT}	input current TOP	V _{RT} = -1.87 V	_	170	_	μA
R _I	input resistance		-	7	-	kΩ
CI	input capacitance		_	13	20	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Outputs (R _L	= 2.2 kΩ)					
Digital 10K E	CL outputs (D0 to D7; IR)					
V _{OL}	LOW level output voltage		-1850	-1770	-1600	mV
V _{OH}	HIGH level output voltage		-960	-880	-810	mV
I _{OL}	LOW level output current		_	1.8	4.0	mA
I _{OH}	HIGH level output current		_	2.0	4.0	mA
Timing (f _{CLK}	= 100 MHz; R_L = 2.2 k Ω; see Fi	g.5)	ł			
t _{ds}	sampling delay		_	1	3	ns
t _{HD}	output hold time		4	-	-	ns
t _d	output delay time	note 3				
		C _L = 3.3 pF	_	_	7.5	ns
		C _L = 7.5 pF	_	_	9	ns
t _{aj}	aperture jitter		-	15	-	ps
Switching ch	naracteristics					
f _{CLK} ; f _{CLK}	maximum clock frequency		120	_	_	MHz
Analog signa	al processing (f _{CLK} = 100 MHz)			4		
G _{diff}	differential gain	note 4	-	0.3	_	%
Ødiff	differential phase	note 4	_	0.4	-	°C
Harmonics (fu	ull scale); f _i = 10 MHz; f _{CLK} = 100	MHz			•	•
f1	fundamental		-	0	-	dB
f2	even harmonics		-	-60	-	dB
f3	odd harmonics		_	-50	-	dB
Transfer fun	ction					
ILE	DC integral linearity error		-	±0.5	±1	LSB
DLE	DC differential linearity error		_	±0.25	±0.45	LSB
AILE	AC integral linearity error	note 4	_	±1	±1.5	LSB
EB	effective bits	Figs 13 and 14; note 5; f _{CLK} = 100 MHz				
	f _i = 4.43 MHz	see Fig.10	_	7.7	_	bits
	f _i = 10 MHz	see Fig.11	_	7.5	-	bits
	f _i = 20 MHz	see Fig.12	_	7.0	_	bits
	f _i = 30 MHz		_	6.5	_	bits
BER	bit error rate		-	10-11	-	times/ samples

TDA8716

Notes

- 1. Voltage offset BOTTOM (V_{OB}) is the difference between the analog input which produces data outputs equal to 00 and the reference voltage BOTTOM (V_{RB}), at $T_{amb} = 25$ °C. Voltage offset TOP (V_{OT}) is the difference between reference voltage TOP (V_{RT}) and the analog input which produces data outputs equal to FF, at $T_{amb} = 25$ °C.
- 2. The analog input is not internally biased. It should be externally biased between V_{RB} and V_{RT} levels.
- The TDA8716 can only withstand one or two 10K or 100K ECL loads in order to work-out timings at the maximum sampling frequency. It is therefore recommended to minimize the printed-circuit board load by implementing the load device as close as possible to the TDA8716.
- 4. Full-scale sinewave; $f_i = 4.43$ MHz; f_{CLK} , $f_{\overline{CLK}} = 100$ MHz.
- Effective bits are obtained via a Fast Fourier Transformer (FFT) treatment taking 4 K acquisition points per period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to SNR: SNR = EB (dB) × 6.02 + 1.76.



Philips Semiconductors

8-bit high-speed analog-to-digital converter


TDA8716

Table 1	Output coding (CPLT2 HIGH)
---------	----------------------------

STEP	V _I (TYP.)	BINARY OUTPUTS D7 to D0	IR
Underflow	< –3 V	00000000	0
0	–3 V	00000000	1
1		0000001	1
•	•		•
	•		•
	•		
254	•	11111110	1
255	–2 V	11111111	1
Overflow	>-2 V	1111111	0


Table 2 Two's complement coding


C _{PLT2}	D7 (MSB)
1 (V _{IH})	non inverted
0 (V _{IL})	inverted




APPLICATION INFORMATION


Additional application information will be supplied upon request, please quote reference number FTV/AN 9109.








Philips Semiconductors















TDA8716

Philips Semiconductors

8-bit high-speed analog-to-digital converter




TDA8716

8-bit high-speed analog-to-digital converter

PACKAGE OUTLINES

DIP24: plastic dual in-line package; 24 leads (600 mil)




OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1350E DATE
SOT101-1	051G02	MO-015AD				-92-11-17 95-01-23

SOT101-1

TDA8716

8-bit high-speed analog-to-digital converter



TDA8716

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

TDA8716

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
more of the limiting values r of the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or nay cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification imiting values for extended periods may affect device reliability.
Application information	

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.