


## Dual Enhancement-Mode MOSFET (N- and P-Channel)

### Product Summary

	V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
N-Channel	20	0.125 @ V <sub>GS</sub> = 10 V	± 3.0
		0.250 @ V <sub>GS</sub> = 4.5 V	± 2.0
P-Channel	-20	0.200 @ V <sub>GS</sub> = -10 V	± 2.5
		0.350 @ V <sub>GS</sub> = -4.5 V	± 2.0

Recommended upgrade: Si4532DY or Si4539DY

Lower profile/smaller size—see LITE FOOT® equivalent: Si6452DQ



### Absolute Maximum Ratings (T<sub>A</sub> = 25° C Unless Otherwise Noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	-20	V
Gate-Source Voltage	V <sub>GS</sub>	± 20	± 20	
Continuous Drain Current (T <sub>J</sub> = 150°C) <sup>a</sup>	I <sub>D</sub>	T <sub>A</sub> = 25°C	± 3.0	A
		T <sub>A</sub> = 70°C	± 2.5	
Pulsed Drain Current	I <sub>DM</sub>	± 10	± 10	A
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	1.6	-1.6	
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	T <sub>A</sub> = 25°C	2.0	W
		T <sub>A</sub> = 70°C	1.3	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Resistance Ratings

Parameter	Symbol	N- or P-Channel	Unit
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>thJA</sub>	62.5	°C/W

#### Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1212. A SPICE Model data sheet is available for this product (FaxBack document #5107).

**Specifications (T<sub>J</sub> = 25°C Unless Otherwise Noted)**







Parameter	Symbol	Test Condition	Min	Typ <sup>a</sup>	Max	Unit	
<b>Static</b>							
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch	1.0		V	
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	P-Ch	-1.0			
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V	N-Ch		2	μA	
		V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V	P-Ch		-2		
		V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55°C	N-Ch		25		
		V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55°C	P-Ch		-25		
On-State Drain Current <sup>b</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ 5 V, V <sub>GS</sub> = 10 V	N-Ch	10		A	
		V <sub>DS</sub> ≤ -5 V, V <sub>GS</sub> = -10 V	P-Ch	-10			
		V <sub>DS</sub> ≥ 5 V, V <sub>GS</sub> = 4.5 V	N-Ch	2			
		V <sub>DS</sub> ≤ -5 V, V <sub>GS</sub> = -4.5 V	P-Ch	-2			
Drain-Source On-State Resistance <sup>b</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.0 A	N-Ch		0.11	0.125	Ω
		V <sub>GS</sub> = -10 V, I <sub>D</sub> = 1.0 A	P-Ch		0.16	0.200	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.5 A	N-Ch		0.15	0.250	
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = 0.5 A	P-Ch		0.30	0.350	
Forward Transconductance <sup>b</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 3.0 A	N-Ch		3.7	S	
		V <sub>DS</sub> = -15 V, I <sub>D</sub> = -3.0 A	P-Ch		3.0		
Diode Forward Voltage <sup>b</sup>	V <sub>SD</sub>	I <sub>S</sub> = 1.25 A, V <sub>GS</sub> = 0 V	N-Ch		0.9	1.2	V
		I <sub>S</sub> = -1.25 A, V <sub>GS</sub> = 0 V	P-Ch		-0.9	-1.6	
<b>Dynamic<sup>a</sup></b>							
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.3 A  P-Channel V <sub>DS</sub> = -10 V, V <sub>GS</sub> = -10 V, I <sub>D</sub> = -2.3 A	N-Ch		5.2	25	nC
Gate-Source Charge	Q <sub>gs</sub>		N-Ch		0.8		
Gate-Drain Charge	Q <sub>gd</sub>		P-Ch		0.9		
			N-Ch		2.0		
Turn-On Delay Time	t <sub>d(on)</sub>	N-Channel V <sub>DD</sub> = 20 V, R <sub>L</sub> = 20 Ω I <sub>D</sub> ≅ 1 A, V <sub>GEN</sub> = 10 V, R <sub>G</sub> = 6 Ω  P-Channel V <sub>DD</sub> = -20 V, R <sub>L</sub> = 20 Ω I <sub>D</sub> ≅ -1 A, V <sub>GEN</sub> = -10 V, R <sub>G</sub> = 6 Ω	P-Ch		1.4		
			N-Ch		5	15	
Rise Time	t <sub>r</sub>		N-Ch		10	20	ns
			P-Ch		10	40	
Turn-Off Delay Time	t <sub>d(off)</sub>		N-Ch		25	50	
			P-Ch		38	90	
Fall Time	t <sub>f</sub>		N-Ch		22	50	
			P-Ch		27	50	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 1.25 A, di/dt = 100 A/μs	N-Ch		69	100	
			P-Ch		69	100	

## Notes

- a. Guaranteed by design, not subject to production testing.  
 b. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.






## Typical Characteristics (25°C Unless Noted)

## N-Channel









## Typical Characteristics (25°C Unless Noted)

## N-Channel



**Typical Characteristics (25°C Unless Noted)**

**P-Channel**



## Typical Characteristics (25°C Unless Noted)

## P-Channel

