



P-Channel Enhancement-Mode MOSFET

Product Summary

V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)
-12	0.050 @ V _{GS} = -4.5 V	± 5.5
	0.075 @ V _{GS} = -2.5 V	± 4.1



Absolute Maximum Ratings (T_A = 25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	-12	V
Gate-Source Voltage	V _{GS}	± 8	
Continuous Drain Current (T _J = 150°C) ^a	I _D	T _A = 25°C	± 5.5
		T _A = 70°C	± 4.2
Pulsed Drain Current	I _{DM}	± 20	A
Continuous Source Current (Diode Conduction) ^a	I _S	-2.1	
Maximum Power Dissipation ^a	P _D	T _A = 25°C	2.5
		T _A = 70°C	1.6
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient ^a	R _{thJA}	50	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1248.







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.6			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -9.6 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
		$V_{DS} = -6.0 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$			-5	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-20			A
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -2.5 \text{ V}$	-6			
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = -4.5 \text{ V}, I_D = -5.5 \text{ A}$		0.039	0.050	Ω
		$V_{GS} = -2.5 \text{ V}, I_D = -4.1 \text{ A}$		0.055	0.075	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -9 \text{ V}, I_D = -5.5 \text{ A}$		17		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -2.1 \text{ A}, V_{GS} = 0 \text{ V}$		0.75	-1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -6 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -5.5 \text{ A}$		26	40	nC
Gate-Source Charge	Q_{gs}			4		
Gate-Drain Charge	Q_{gd}			8		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -6 \text{ V}, R_L = 6 \Omega$ $I_D \cong -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_G = 6 \Omega$		30	50	ns
Rise Time	t_r			40	80	
Turn-Off Delay Time	$t_{d(off)}$			100	200	
Fall Time	t_f			55	120	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -2.5 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		70	100	

Notes

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
 b. Guaranteed by design, not subject to production testing.

Typical Characteristics (25°C Unless Otherwise Noted)



Typical Characteristics (25°C Unless Otherwise Noted)

