# Bipolar Power Transistor Data Book 1996 

## TEMIC

Semiconductors

## Contents

General Information ..... 1
Selector Guide, Alphanumeric Index ..... 1
Conventions Used in Presenting Technical Data ..... 2
Nomenclature for Semiconductor Devices According to Pro Electron ..... 2
Polarity Conventions ..... 3
Transistor Equivalent Circuit ..... 4
Arrangement of Symbols ..... 5
Example to Use Symbols According to DIN 41785 and IEC 148 ..... 6
Symbols and Terminology ..... 7
Switching Characteristics ..... 15
Mounting Instructions ..... 18
General ..... 18
Soldering Instructions ..... 18
Heat Removal ..... 18
Maximum Operating Range for Power Transistors ..... 20
SOA Limitation for Switch-On Time ..... 21
SOA Limitation During Switch-Off Time ..... 21
Operation When the Transistor Is Switched Off and $\mathrm{V}_{\text {flyback }}>\mathrm{V}_{\text {CEO }}$ ..... 22
Quality Data ..... 22
Delivery Quality ..... 22
Classification of Defects ..... 22
AQL Values ..... 23
Sampling Inspection Plans ..... 23
Data Sheet Construction ..... 24
Device Description ..... 24
Dimensions (Mechanical Data) ..... 24
Absolute Maximum Ratings ..... 24
Thermal Data - Thermal Resistances ..... 25
Characteristics ..... 25
Additional Informations ..... 25
Data sheets ..... 27
Addresses ..... 172

TELEFUNKEN Semiconductors

## Conventions Used in Presenting Technical Data

## Nomenclature for Semiconductor Devices According to Pro Electron

The part number of a semiconductor device consists two letters followed by a serial number.


The first letter indicates the material used for the active part of the device.
A GERMANIUM
(Materials with a band gap $0.6-1.0 \mathrm{eV})^{1)}$
B SILICON
(Materials with a band gap $1.0-1.3 \mathrm{eV})^{1)}$
C GALLIUM-ARSENIDE
$(\text { Materials with a band gap }>1.3 \mathrm{eV})^{1)}$
R COMPOUND MATERIALS
(For example Cadmium-Sulphide)
The second letter indicates the circuit function.
A DIODE: detection, switching or mixer
B DIODE: variable capacitance
C TRANSISTOR: low power, audio frequency
D TRANSISTOR: power, audio frequency
E DIODE: tunnel
F TRANSISTOR: low power, high frequency
G DIODE: oscillator and miscellaneous
H DIODE: magnetic sensitive
K HALL EFFECT DEVICE:
in an open magnetic circuit
L TRANSISTOR: power, high frequency
M HALL EFFECT DEVICE:
in a closed magnetic circuit
N PHOTO COUPLER
P DIODE: radiation sensitive

Q DIODE: radiation generating
R THYRISTOR: low power
S TRANSISTOR: low power, switching
T THYRISTOR: power
U TRANSISTOR: power, switching
X DIODE: multiplier, e.g., varactor, step recovery
Y DIODE: rectifying, booster
Z DIODE: voltage reference or voltage regulator, transient suppressor diode

The serial number consists of:

- A three-digit number from 100 to 999 for devices primarily intended for domestic equipment
- One letter (Z, Y, X etc.) and a two-digit number from 10 to 99 , for devices primarily intended for professional equipment

A version letter can be used to indicate a deviation of a single characteristic, either electrical or mechanical. This letter never has a fixed meaning. The only exception is the use of the letter R , indicating reversed voltage (e.g., collector to case).

The code for semiconductors given above is used only for parts which are registered at Pro Electron. Some types have designation code (JEDEC):
$\mathbf{1 N}$ two-digit to four-digit number indicates a diode
$\mathbf{2 N}$ two-digit to four-digit number indicates a transistor

[^0]TELEFUNKEN Semiconductors

## Polarity Conventions

The voltage direction is given

- by an arrow which points out from the measuring point to the reference point
or
- by a two-letter subscript, where the first letter is the measuring point and the second letter is the reference point.


Figure 1.

The numerical value of the voltage is positive if the potential at the arrow tail is higher than at the arrow head; i.e., the potential difference from the measuring point (A) to the reference point $(\mathrm{B})$ is positive.
The numerical value of the voltage is negative if the potential at the arrow tail is lower than at the arrow head; i.e., the potential difference from the measuring point to the reference point is negative.
In case of alternating voltages, once the voltage direction is selected, it is maintained throughout. The alternating character of the quantity is given with the time-dependent change in sign of its numerical values.
The current direction is shown with an arrow head drawn on the line (figure 2).


9511216
Figure 2.
The numerical value of the current is positive if the charge of the carriers moving in the direction of the arrow is posi-
tive (conventional current direction) or if the charge of the carriers moving against this direction is negative.
The numerical value of the current is negative if the charge of the carriers moving in the direction of the arrow is negative or if the charge of the carriers moving against this direction is positive.
The general rules stated above are also valid for alternating quantities. Once the direction is selected, it is maintained throughout. The alternating character of the quantity is given with the time dependent change in sign of its numerical values.

## Polarity conventions for devices with three or more terminals

The following rules are valid:
Current arrows are always directed towards the device.
Voltage arrows are selected according to the basic configuration, i.e., the common electrode for the input and the output is chosen as the reference point.
Example: NPN transistor in common-emitter, commonbase and common-collector configuration (figure 3)


Figure 3.

## TEMIC

TELEFUNKEN Semiconductors

## Transistor Equivalent Circuit

Transistor characteristics can be explained with an equivalent circuit whose circuit elements (in contrast to four-pole coefficients) are considered constant over a wide frequency range. These parameters are highly biasand temperature-dependent; therefore, the static conditions must be known completely.
The hybrid- $\pi$ equivalent circuit developed by Giacolleto is a useful representation of certain transistor types because its parameters may be considered to be frequency-dependent (such as $\mathrm{f}<0.1 \mathrm{f}_{\mathrm{T}}$ ).

With
$Y_{b}{ }^{\prime}{ }^{\prime}=g_{b}{ }^{\prime}{ }^{\prime}+j \times \omega \times C_{b}$ 'e
$Y_{b}{ }^{\prime} \mathrm{c}=\mathrm{g}_{\mathrm{b}{ }^{\prime} \mathrm{c}}+\mathrm{j} \times \omega \times \mathrm{C}_{\mathrm{b}}{ }^{\prime} \mathrm{c}$
$Y_{c e}=g_{c e}+j \times \omega \times C_{c e}$
and
$\mathrm{A}=1+\left(\mathrm{Y}_{\mathrm{b}}{ }^{\prime} \mathrm{e}+\mathrm{Y}_{\mathrm{b}}{ }^{\mathfrak{c})} \mathrm{r}_{\mathrm{bb}}\right.$,
it is possible to obtain the y-parameters (admittance coefficients) in common emitter configuration:
$\mathrm{Y}_{\mathrm{ie}}=\mathrm{Y}_{11 \mathrm{e}}=\frac{1}{\mathrm{~A}}\left(\mathrm{Y}_{\mathrm{b}^{\prime} \mathrm{e}}+\mathrm{Y}_{\mathrm{b}^{\prime} \mathrm{c}}\right)$
$\mathrm{Y}_{\mathrm{re}}=\mathrm{Y}_{12 \mathrm{e}}=-\frac{1}{\mathrm{~A}} \times \mathrm{Y}_{\mathrm{b}^{\prime} \mathrm{c}}$
$\mathrm{Y}_{\mathrm{fe}}=\mathrm{Y}_{21 \mathrm{e}}=\frac{1}{\mathrm{~A}}\left(\mathrm{~g}_{\mathrm{m}}-\mathrm{Y}_{\mathrm{b}^{\prime} \mathrm{c}}\right)$
$Y_{o e}=Y_{22 e}=\frac{1}{A} \times r_{b b^{\prime}} \times Y_{b^{\prime} c}\left(g_{m}-Y_{b^{\prime} c}\right)+Y_{b^{\prime} c}+Y_{c e}$


Figure 4.

## Arrangement of Symbols

Letter symbols for current, voltage and power (according to DIN 41 875, sheet 1)
A system of basic letter symbols is used to represent current voltage and power. Capital letters are used for the representation of peak, mean, dc or root-mean-square values. Lower case letters are used for the representation of instantaneous values which vary with time.

As subscripts, capital letters are used to represent continuous or total values while lower case letters are used to represent the varying values. Table 1 summarizes the rules given above.

Table 1.

| Basic Letter |  |
| :--- | :--- |
| Lower Case | Upper Case |
| Instantaneous <br> values which <br> vary with time | Maximum (peak), <br> average (mean) <br> continuous (dc) or root- <br> mean-square (RMS) values |


| Subscript(s) |  |
| :--- | :--- |
| Lower Case | Upper Case |
| Varying component <br> alone, i.e., <br> instantaneous, root- <br> mean-square, maxi- <br> mum or average values | Continuous (without signal) <br> or total (instantaneous, aver- <br> age or maximum) values |

## Letter symbols for impedance, admittances, four-pole

 parameters etc.For impedance, admittance, four-pole parameters etc., upper case letters are used for the representation of external circuits and of circuits in which the device is only a part. Lower case letters are used for the representation of electrical parameters inherent in the device.

These rules are not valid for inductance and capacitance. Both these quantities are denoted with capital letters.

As subscripts, upper case letters are used for the designation of static (dc) values, while lower case letters are used for the designation of small-signal values.

If more than one subscript is used ( $\mathrm{h}_{\mathrm{FE}}, \mathrm{h}_{\mathrm{fe}}$ ), the letter symbols are either all upper case or all lower case.
If the subscript has numeric (single, double, etc.) as well as letter symbol(s) (such as $\mathrm{h}_{21 \mathrm{E}}$, or $\mathrm{h}_{21 \mathrm{e}}$ ), the differentiation between static and small-signal value is made only by subscript letter symbols.
Other quantities (values) which deviate from the rules above are given in the list of letter symbols.

Table 2 summarizes the application of the rules given above.

Table 2.

| Basic Letter |  |
| :--- | :--- |
| Lower Case | Upper Case |
| Electrical parameters <br> inherent in the semi- <br> conductor devices ex- <br> cept inductance and <br> capacitance | Electrical parameters of ex- <br> ternal circuits and of circuits <br> in which the semiconductor <br> device forms only a part; all <br> inductance and capacitance |


| Subscript(s) |  |
| :--- | :---: |
| Lower Case | Upper Case |
| Small-signal values | Static (dc) values |

## Examples:

$\mathrm{R}_{\mathrm{G}}$
Generator resistance
$\mathrm{G}_{\mathrm{p}}$
Power gain
$\mathrm{h}_{\mathrm{FE}}$
DC forward current transfer ratio in common emitter configuration
$\mathrm{r}_{\mathrm{p}}$
Parallel resistance, damping resistance

## Temic

TELEFUNKEN Semiconductors

## Example to Use Symbols According to DIN 41785 and IEC 148

a) Transistor


| $\mathrm{I}_{\mathrm{C}}$ | dc value, no signal |
| :--- | :--- |
| $\mathrm{I}_{\mathrm{CAV}}$ | Average total value |
| $\mathrm{I}_{\mathrm{CM}} ; \mathrm{I}_{\mathrm{C}}$ | Maximum total value |
| $\mathrm{I}_{\mathrm{CEFF}}$ | RMS total value |
| $\mathrm{I}_{\mathrm{C}} ; \mathrm{I}_{\mathrm{CEFF}}$ | RMS varying component |
| $\mathrm{I}_{\mathrm{CM}} ; \mathrm{I}_{\mathrm{C}}$ | Maximum varying component value |
| $\mathrm{i}_{\mathrm{C}}$ | Instantaneous total value |
| $\mathrm{i}_{\mathrm{C}}$ | Instantaneous varying component value |

The following relationships are valid:
$\mathrm{I}_{\mathrm{CM}}=\mathrm{I}_{\mathrm{CAV}}+\mathrm{I}_{\mathrm{cm}}$
$\mathrm{i}_{\mathrm{C}}=\mathrm{I}_{\mathrm{CAV}}+\mathrm{i}_{\mathrm{c}}$

Figure 5.
b) Diode


| $\mathrm{V}_{\mathrm{F}}$ | Forward voltage |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{R}}$ | Reverse voltage |

$V_{\text {FSM }}$
$V_{\text {RSM }}$
$V_{\text {FRM }}$
$V_{\text {RRM }}$
$\mathrm{V}_{\text {FWM }}$
$\mathrm{V}_{\text {RWM }}$
Surge forward voltage (non-repetitive) Surge reverse voltage (non-repetitive) Repetitive peak forward voltage Repetitive peak reverse voltage Crest working forward voltage Crest working reverse voltage

Figure 6.

## Symbols and Terminology

AQL
Acceptable Quality Level (see chapter 'Quality Data')
B, b
Base, base terminal
C, c
Collector, collector terminal

## C

## Capacitances

The transistor equivalent circuit (see chapter 'Transistor Equivalent Circuit') shows the different capacitances in a transistor. In addition, there are capacitances between terminals, inside as well as outside the case. All these capacitances play an active role, first at high frequencies. Here, the actual operating capacitances are important, but not the equivalent circuit capacitances. They can be explained best with y-coefficients.

## $\mathrm{C}_{\mathrm{i}}$

Short-circuit input capacitance $\mathrm{C}_{11}=\mathrm{C}_{\mathrm{i}}$
An imaginary part of short-circuit input admittance $y_{11}\left(=y_{i}\right)$ divided by a factor $\mathrm{j} \times \omega$
The values of capacitances are circuit-configuration dependent; therefore, a further subscript $\mathrm{e}, \mathrm{b}$ or c is added to designate the orientation.

## $\mathrm{C}_{\mathrm{ib}}$

Short-circuit input capacitance in common-base configuration
$C_{11 b}=C_{i b}=\frac{1}{j \omega} \times \operatorname{Im}\left(y_{i b}\right)$
$\mathrm{C}_{\mathrm{i}}$
Short-circuit input capacitance in common-emitter configuration
$C_{11 \mathrm{e}}=C_{i e}=\frac{1}{j \omega} \times \operatorname{Im}\left(y_{i e}\right)$
$\mathrm{C}_{\text {issg } 1}$
Gate 1 input capacitance in common-source configuration
$\mathrm{C}_{\mathrm{issg}}$ 2
Gate 2 input capacitance in common-source configuration.
An imaginary part of short-circuit output admittance $\mathrm{y}_{22}=\mathrm{y}_{\mathrm{O}}$, divided by a factor $(\mathrm{j} \times \omega), \mathrm{C}_{22}=\mathrm{C}_{\mathrm{O}}$
$\mathrm{C}_{\mathrm{o}}$
Short-circuit output capacitance

Cob
Short-circuit output capacitance in common-base configuration
$C_{22 b}=C_{o b}=\frac{1}{j \omega} \times \operatorname{Im}\left(y_{o b}\right)$
$\mathrm{C}_{\mathrm{oe}}$
Short-circuit output capacitance in common-emitter configuration
$C_{22 e}=C_{o e}=\frac{1}{j \omega} \times \operatorname{Im}\left(y_{o c}\right)$
Coss
Output capacitance in common-source configuration
$\mathrm{C}_{\text {rss }}$
Feedback capacitance in common-source configuration
$\mathrm{C}_{\text {ür }}$
Short-circuit reverse transfer capacitance
An imaginary part of short-circuit reverse transfer admittance $\mathrm{y}_{21}=\mathrm{y}_{\mathrm{r}}$, divided by a factor $(-\mathrm{j} \omega), \mathrm{C}_{\mathrm{u} \mathrm{r}}=-\mathrm{C}_{12}=-\mathrm{C}_{\mathrm{r}}$
$\mathrm{Cürb}^{\text {ürb }}$
Feedback capacitance in common-base configuration ( $=-\mathrm{C}_{\mathrm{rb}}$ )
$-C_{12 b}=C_{\text {uirb }}=\frac{1}{j \omega} \times \operatorname{Im}\left(y_{\mathrm{rb}}\right)$
Cüre
Feedback capacitance in common-emitter configuration (=-C $\mathrm{C}_{\mathrm{re}}$ )
${ }_{-} \mathrm{C}_{12 \mathrm{e}}=\mathrm{C}_{\text {üre }}=\frac{1}{\mathrm{j} \omega} \times \operatorname{Im}\left(\mathrm{y}_{\mathrm{re}}\right)$
There are additional capacitances given in data sheets. These are the result of direct measurements given below.
$\mathrm{C}_{\mathrm{CB}}$
Capacitance between collector and base without parasitic capacitances
$\mathrm{C}_{\mathrm{CBO}}$
Capacitance between collector and base with open emitter
It can be measured by applying reverse bias to its terminals.
The following relationship is also valid:
$\mathrm{C}_{\text {Сво }} \approx \mathrm{C}_{\mathrm{oe}} \approx \mathrm{C}_{\text {ob }}$
(Different configurations, but approximately the same values)
$\mathrm{C}_{\mathrm{EB}}$
Capacitance between emitter and base without parasitic capacitances

TELEFUNKEN Semiconductors

## $\mathrm{C}_{\mathrm{EBO}}$

Capacitance between emitter and base with an open collector
Measurement is made by applying reverse bias to its terminals.

The following relationship is also valid:
$\mathrm{C}_{\text {Ево }} \approx \mathrm{C}_{\mathrm{ie}} \approx \mathrm{C}_{\mathrm{ib}}$
(Different configurations, but approximately the same values)
$\mathrm{C}_{\mathrm{p}}$
Parallel capacitance, case capacitance
E, e
Emitter
$\mathrm{E}_{\mathrm{L}}$
Inductive energy
f
Frequency
$\mathrm{f}_{\mathrm{g}}$
Cut-off frequency
$\mathrm{f}_{\mathrm{hfe}}$
$\mathrm{h}_{\mathrm{fe}}$ cut-off frequency ( $\beta$ cut-off frequency, $\mathrm{f}_{\beta}$ )
The frequency at which the modulus of current amplification factor ( $\mathrm{h}_{\mathrm{fe}}$ ) has decreased to 0.707 times of its low frequency ( 1 kHz ) value.
$\mathrm{f}_{\mathrm{T}}$
Gain bandwidth product, transition frequency
The product of the modulus of the common-emitter small-signal short-circuit forward current transfer ratio, and the frequency of measurement $f_{M}$
This frequency is chosen such that $\mathrm{h}_{\mathrm{fe}}$ is decreasing at a slope of approximately 6 dB per octave. The associated angular frequency $\omega_{T}=2 \times \mathrm{n} \times \mathrm{f}_{\mathrm{T}}$ is defined as the reciprocal value of transit time minority carriers through the base region.

## $\mathrm{g}_{\mathrm{i}}$

Short-circuit input conductance

## $g_{i b}$

Input conductance in common-base configuration, short circuit at output $g_{i b}=\operatorname{RE}\left(y_{i b}\right)$

## $g_{i e}$

Input conductance in common-emitter configuration, short circuit at output $\mathrm{g}_{\mathrm{ie}}=\operatorname{Re}\left(\mathrm{y}_{\mathrm{ie}}\right)$
$\mathrm{g}_{0}$
Short-circuit output conductance
gob
Output conductance in common-base configuration, short circuit at input $\mathrm{g}_{\mathrm{ob}}=\operatorname{Re}\left(\mathrm{y}_{\mathrm{ob}}\right)$
$\mathrm{g}_{\mathrm{oe}}$
Output conductance in common-emitter configuration
short circuit at input $\mathrm{g}_{\mathrm{oe}}=\operatorname{Re}\left(\mathrm{y}_{\mathrm{oe}}\right)$
$\mathrm{G}_{\mathrm{pb}}$
Power gain in common-base configuration
$\mathrm{G}_{\mathrm{pe}}$
Power gain in common-emitter configuration
$\mathrm{g}_{\mathrm{r}}$
Short-circuit reverse conductance
$\mathrm{G}_{\mathrm{v}}$
Unilateral gain
$\mathrm{h}_{\mathrm{FE}}$
DC forward current transfer ratio in common emitter configuration

It is the ratio of the collector current, $\mathrm{I}_{\mathrm{C}}$, to the base current, $\mathrm{I}_{\mathrm{B}}$, for specified values of $\mathrm{V}_{\mathrm{CE}}$ and $\mathrm{I}_{\mathrm{C}}$
It is also denoted by the letter B.
$\mathrm{h}_{\mathrm{fe}}$
Short-circuit forward current transfer ratio in common emitter configuration (small-signal value)
$\mathrm{h}_{\mathrm{fe}}$ is the ratio of the alternating collector current, $\mathrm{i}_{\mathrm{c}}$, to the alterning base current, $i_{b}$, for small signals with output being short circuited to ac.

It is also known as $\beta$.
In technical data sheets, this parameter is given with a 1 kHz sine wave for a specified operating point. This quantity is also known as current amplification factor.

IB
DC base current
$\mathrm{I}_{\mathrm{BM}}$
Peak base current
$\mathrm{I}_{\mathrm{C}}$
DC collector current
$\mathrm{I}_{\mathrm{CBO}}$
Collector cut-off current with open emitter
Cut-off current is the reverse current which flows through the junction(s) (base-emitter or base-collector) of a transistor when reverse bias is applied across its terminals, the third terminal being open-circuited or otherwise specified. It is also known as leakage current.

Collector-base cut-off current, $\mathrm{I}_{\mathrm{CBO}}$, and collector-base $\mathrm{V}_{\mathrm{CBO}}$, with open emitter, i.e., $\mathrm{I}_{\mathrm{E}}=0 \mathrm{~A}$


Figure 7.
$\mathrm{I}_{\text {CEO }}$
Collector cut-off current, with open base
Collector-emitter cut-off current, $\mathrm{I}_{\mathrm{CEO}}$, and collectoremitter voltage, $\mathrm{V}_{\mathrm{CEO}}$, with open base (i.e., $\mathrm{I}_{\mathrm{B}}=0 \mathrm{~A}$ )


Figure 8.

## $\mathrm{I}_{\text {CER }}$

Collector cut-off current with a resistor $\mathrm{R}_{\mathrm{BE}}$ connected between base and emitter
Collector-emitter cut-off current, $\mathrm{I}_{\mathrm{CER}}$ and collectoremitter voltage, $\mathrm{V}_{\mathrm{CER}}$, having resistance connected between base and emitter. The appropriate value of $\mathrm{R}_{\mathrm{BE}}$, referring to $\mathrm{V}_{\text {CER }}$ and $\mathrm{I}_{\text {CER }}$, is also given in the technical data sheet. For higher values of $\mathrm{R}_{\mathrm{BE}}$ the values of $\mathrm{V}_{\mathrm{CEO}}$ and $\mathrm{I}_{\mathrm{CEO}}$ are valid.


Figure 9.
$\mathrm{I}_{\text {CES }}$
Collector cut-off current, short circuit between base and emitter

Collector cut-off current, $\mathrm{I}_{\text {CES }}=\mathrm{I}_{\text {CBS }}$, and collector emitter voltage, $\mathrm{V}_{\text {CES }}=\mathrm{V}_{\text {CBS }}$, with base emitter short circuited


Figure 10.
$\mathrm{I}_{\text {CEV }}$
Collector cut-off current with reverse base-emitter voltage

Collector-emitter cut-off current, $\mathrm{I}_{\mathrm{CEV}}$, and collectoremitter voltage, $\mathrm{V}_{\mathrm{CEV}}$, when the applied voltage between base and emitter is reverse biased


Figure 11.
$\mathrm{I}_{\text {CEX }}$
Collector cut-off current with forward base-emitter voltage
Collector-emitter cut-off current, $\mathrm{I}_{\text {CEX, }}$ when the applied voltage between base and emitter is forward biased

The value of the base-emitter voltage, $\mathrm{V}_{\mathrm{BE}}$, is selected such that no appreciable base current flows.


Figure 12.

## $\mathrm{I}_{\mathrm{CM}}$

DC collector peak current
$\mathrm{I}_{\mathrm{CM}}$ is the maximum collector current with a sine wave operation, $\mathrm{f} \geq 25 \mathrm{~Hz}$, or pulse operation, $\mathrm{f} \geq 25 \mathrm{~Hz}$, having duty cycle $\mathrm{t}_{\mathrm{p}} / \mathrm{T} \leq 0.5$.

## $\mathrm{I}_{\mathrm{E}}$

Emitter current
IEbo
Emitter cut-off current with open collector
Emitter-base cut-off current, $\mathrm{I}_{\mathrm{EBO}}$, and emitter-base voltage, $\mathrm{V}_{\mathrm{EBO}}$, with open collector, i.e., $\mathrm{I}_{\mathrm{C}}=0 \mathrm{~A}$


Figure 13.

## $\mathrm{I}_{\mathrm{I}}$

Input current
$\mathrm{I}_{\mathrm{K}}$
Short-circuit current
$\mathrm{I}_{\mathrm{Q}}$
Output current
IS
Supply current
K
Kelvin
1
Length, connecting lead length
$\mathrm{L}_{\mathrm{s}}$
Series inductance
$\mathrm{M}_{\mathrm{A}}$
Tightening torque
P
Power
$\mathrm{P}_{\mathrm{I}}$
Input power
$\mathrm{P}_{\mathrm{q}}, \mathrm{P}_{\mathrm{Q}}$
Output power
$\mathrm{P}_{\text {tot }}$
Total power dissipation
$P_{\text {tot }}$ is the dispersion of the heat generated within a device when a current flows through it. The allowable power dissipation, $\mathrm{P}_{\text {tot max }}$, which is specified under absolute maximum ratings, is a function of $\mathrm{T}_{\mathrm{jmax}}, \mathrm{T}_{\mathrm{amb}}, \mathrm{R}_{\text {thJA }}$ and $\mathrm{R}_{\mathrm{thJC}}$ given as follows:
$\mathrm{P}_{\text {tot max }}(\mathrm{amb})=\frac{\mathrm{T}_{\mathrm{jmax}}-\mathrm{T}_{\mathrm{amb}}}{\mathrm{R}_{\mathrm{thJA}}}$
or
$\mathrm{P}_{\text {tot max }}$ (case) $=\frac{\mathrm{T}_{\text {jmax }}-\mathrm{T}_{\text {case }}}{\mathrm{R}_{\text {thJC }}}$
In addition, power dissipation is limited in certain cases through safe operating areas given in data sheet.
$\mathrm{P}_{\mathrm{V}}$
Power dissipation, general
$r_{b b}$
Basic intrinsic resistance
$\mathrm{R}_{\mathrm{BE}}$
Resistance connected between base and emitter
$\mathrm{r}_{\mathrm{F}}$
DC forward resistance
$\mathrm{r}_{\mathrm{f}}$
Differential forward resistance
$\mathrm{R}_{\mathrm{G}}$
Generator resistance
$\mathrm{r}_{1}$
Input resistance
$\mathrm{R}_{\mathrm{L}}$
Load resistance
$\mathrm{r}_{\mathrm{p}}$
Parallel resistance, damping resistance
$\mathrm{r}_{\mathrm{q}}$
Output resistance
$\mathrm{R}_{\mathrm{thJA}}$
Thermal resistance, junction ambient
$\mathrm{R}_{\mathrm{thJC}}$
Thermal resistance, junction case
T
Period
T
Absolute temperature, Kelvin temperature
$0 \mathrm{~K}=-273.15^{\circ} \mathrm{C}$, unit: K (Kelvin)
t
Time

## T

Temperature, measured in centigrade, unit: ${ }^{\circ} \mathrm{C}$ (Celsius)
$\mathrm{T}_{\mathrm{amb}}$
Ambient temperature
If self-heating is significant, $\mathrm{T}_{\mathrm{amb}}$ is the temperature of the surrounding air below the device under conditions of thermal equilibrium.

If self-heating is not significant, $\mathrm{T}_{\mathrm{amb}}$ is the air temperature in the immediate surroundings of the device.
$\mathrm{T}_{\mathrm{amb}}$
Ambient temperature range
As an absolute maximum rating, $\mathrm{T}_{\mathrm{amb}}$ is the maximum permissible ambient temperature range.

## $\mathrm{T}_{\text {case }}$

Case temperature
The temperature measured at a specified point on the case of a semiconductor device
Unless otherwise stated, this temperature is given as the temperature of the mounting base for transistors with metal can.

## $t_{d}$

Delay time, see chapter 'Switching Characteristics'

## $\mathrm{t}_{\mathrm{f}}$

Fall time, see 'Switching Characteristics'
$\mathrm{t}_{\mathrm{fr}}$
Forward recovery time
$\mathrm{T}_{\mathrm{j}}$
Junction temperature
The spatial mean temperature which the junction has acquired during operation
In the case of the transistors, it is mainly the temperature of the collector junction because its inherent temperature is maximum.
$\mathrm{T}_{\mathrm{K}}$
Temperature coefficient
The ratio of the relative change of an electrical quantity to the change in temperature ( $\Delta \mathrm{t})$ which causes it under otherwise constant operating conditions

## T

Connecting lead temperature in holder at a distance, I, from case
$\mathrm{t}_{\text {off }}$
Turn-off time, see chapter 'Switching Characteristics'
$t_{\text {on }}$
Turn-on time, see chapter 'Switching Characteristics'
${ }_{\mathrm{t}}^{\mathrm{p}}$
Pulse duration
$\frac{t_{p}}{T}$
Duty cycle
$\mathrm{t}_{\mathrm{r}}$
Rise time, see chapter 'Switching Characteristics'
$\mathrm{t}_{\mathrm{rr}}$
Reverse recovery time
$\mathrm{t}_{\mathrm{s}}$
Storage time, see chapter 'Switching Characteristics'
$\mathrm{T}_{\mathrm{sd}}$
Soldering temperature
Maximum allowable temperature for soldering with specified distance from case and its duration, see chapter 'Soldering Instructions'
$\mathrm{T}_{\text {stg }}$
Storage temperature range
The temperature range at which the device may be stored or transported without any applied voltage
$V_{B B}$
Base-supply voltage
$V_{B E}$
Base-emitter voltage
$V_{\text {BEsat }}$
Base-saturation voltage
The base-emitter saturation voltage, $\mathrm{V}_{\mathrm{BEsat}}$, is the baseemitter voltage which belongs to the collector-emitter saturation voltage $\mathrm{V}_{\mathrm{CEsat}}$.
$\mathrm{V}_{(\mathrm{BR})}$
Breakdown voltage
Reverse voltage at which an increase in voltage results in a sharp rise of reverse current
Breakdown voltage is given in technical data sheets for a specified current.
$\mathrm{V}_{\text {(BR)CBO }}$
Breakdown voltage, collector-base, open emitter
$\mathrm{V}_{\text {(BR)CEO }}$
Breakdown voltage, collector-emitter, open base
Measurements with pulsed current-collector source
The test circuit shown in figure 14 is connected to a switched-off inductive load. It is set in breakdown position until the storage energy during switch-on has been discharged; that is, until the ramp-shaped pulse current inflow at the collector has reached its zero value.

## Temic



Figure 14.


Figure 15. Typical voltage breakdown behaviour of a power transistor

Absolute maximum ratings of $\mathrm{V}_{(\mathrm{BR}) \mathrm{CEO}}$ are defined with the test current, $\mathrm{I}_{\text {test }}$, where the transistor has its lowest breakdown voltage value.
Breakdown voltage and collector inductance are dimensioned in such a way that the load of breakdown energy is below the value of transistor failure.

## $\mathrm{V}_{\text {(BR)CEV }}$

Collector-emitter breakdown voltage at a defined reverse voltage between base and emitter
$\mathrm{V}_{\text {(BR)EBO }}$
Breakdown voltage, emitter-base, open collector
$\mathrm{V}_{\text {(BR)ECO }}$
Breakdown voltage, emitter-collector, open base
$\mathrm{V}_{\mathrm{CB}}$
Collector-base voltage
$\mathrm{V}_{\mathrm{CBO}}$
Collector-base voltage, open emitter
Generally, reverse biasing is the voltage applied to any of two terminals of a transistor in such a way that one of the junction operates in reverse direction, and the third terminal (second junction) is specified separately.
$\mathrm{V}_{\mathrm{CC}}$
Collector-supply voltage
$\mathrm{V}_{\mathrm{CE}}$
Collector-emitter voltage
$\mathrm{V}_{\mathrm{CEO}}$
Collector-emitter voltage, open base
$\mathrm{V}_{\text {CER }}$
Collector-emitter voltage with a resistor $\mathrm{R}_{\mathrm{BE}}$ connected between base and emitter
$\mathrm{V}_{\text {CES }}$
Collector-emitter voltage, short circuit between base and emitter
$\mathrm{V}_{\text {CEsat }}$
Saturation voltage, collector-emitter
The collector saturation voltage is the dc voltage between the collector and emitter for specified saturation conditions.

Saturation voltage $\mathrm{V}_{\text {CEsat }}$ is given:
a) for a specified value of $\mathrm{I}_{\mathrm{C}}$, where the baseemitter voltage equals the collector-emitter voltage, i.e., $\mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$


Figure 16.
b) for a specified value of $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{I}_{\mathrm{B}}$, where the operating point lies in the saturation region, i.e., $\mathrm{V}_{\mathrm{CE}}<\mathrm{V}_{\mathrm{CB}}$


Figure 17.
c)
for a specified value of $I_{C}$ on the characteristic curve ( $\mathrm{I}_{\mathrm{B}}$ is constant) which intersects the curve point $\mathrm{I}_{\mathrm{C}}{ }^{\prime}=\mathrm{K} \mathrm{I}_{\mathrm{c}}(\mathrm{K}=1.1)$ and a specified value of collector-emitter voltage $\left(\mathrm{V}_{\mathrm{CE}}=1 \mathrm{~V}\right)$


Figure 18.
$\mathrm{V}_{\text {CEsatHF }}$
Collector-emitter HF saturation voltage
$\mathrm{V}_{\mathrm{CEV}}$
Collector-emitter voltage, with reverse base-emitter voltage
$\mathrm{V}_{\text {EBO }}$
Emitter-base voltage, with open collector

## Temic

TELEFUNKEN Semiconductors

## $V_{R}$

Reverse voltage
Voltage drop which results from the flow of reverse current.

An external voltage applied to a semiconductor PN or NP junction to reduce the flow of current across the junction and thereby widen the depletion region
$\mathrm{V}_{\mathrm{s}}$
Supply voltage
$\mathrm{V}_{\mathrm{T}}$
Voltage due to temperature
$\mathrm{Z}_{\text {thP }}$
Thermal impedance, pulse load
To determine the maximum power dissipation, $\mathrm{P}_{\text {tot max }}$, of a transistor by repetitive rectangular pulse operation, calculation is as follows:
$P_{\text {totM }}=\frac{T_{j M}-T_{\text {case }}}{Z_{\text {thP }}}$
where
$\mathrm{T}_{\mathrm{j} \text { max }} \hat{=} \mathrm{t}_{\mathrm{jM}}=$
maximum (crest) allowable crystal temperature by repetitive pulse operation,
$\mathrm{P}_{\mathrm{totM}}=\frac{\mathrm{T}_{\mathrm{jmax}}-\mathrm{T}_{\text {case }}}{\mathrm{Z}_{\mathrm{thP}}}$
$\mathrm{Z}_{\text {thP }}=$ thermal impedance, pulse operation,
$\frac{\mathrm{t}_{\mathrm{p}}}{\mathrm{T}}$ as a parameter

Calculated, $\mathrm{P}_{\text {tot max }}$ should correspond with the maximum allowable operating range as shown in figure 19.

## $\pi$

Efficiency
$\tau_{\mathrm{s}}$
Storage time constant

New type
Available as quality-tested device


Figure 19.

## Switching Characteristics

By using a transistor as a switch, it has to be kept in mind that in the transition from off-state to on-state the signal does not respond instantaneously even with abrupt changes in control values. The output signal is not only delayed but also distorted. These switching characteristics are explained by looking at an NPN transistor.
Figure 20 shows the basic circuit.


Figure 20.
The input (i.e., base current, $\mathrm{i}_{\mathrm{B}}$ ) and output (i.e., collector current, $\mathrm{i}_{\mathrm{C}}$ ) signals, are shown in figure 21.


Figure 21.

The transient responses as shown in figure 20 with respect to figure 19 are given as follows:

| $t_{d}$ | delay time |
| :--- | :--- |
| $t_{r}$ | rise time |
| $t_{\text {on }}\left(t_{d}+t_{r}\right)$ | turn-on time |
| $t_{s}$ | storage time |
| $t_{f}$ | fall time |
| $t_{\text {off }}\left(t_{s}+t_{f}\right)$ | turn-off time |

These switching characteristics depend on the transistor type and the circuit used. They are only valid if the slope of the control pulse is much greater than that of collector current pulse. If the saturation factor is higher, turn-on time is shorter, and turn-off time is longer. Turn-off time is shorter if the on-off base current ratio is higher.
On-off base current ratio, $a$, is the ratio between the turnoff base current, $\mathrm{I}_{\mathrm{B} 2}$, to the base current,
$\mathrm{I}_{\mathrm{B} 0}=\frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{h}_{\mathrm{FEO}}}$
needed to drive the transistor to the saturation region $\mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$.
$\mathrm{a}=\frac{\mathrm{I}_{\mathrm{B} 2}}{\mathrm{I}_{\mathrm{B} 0}}=-\frac{\mathrm{h}_{\mathrm{FEO}} \times \mathrm{I}_{\mathrm{B} 2}}{\mathrm{I}_{\mathrm{C}}}$
Saturation (overdriving factor $\ddot{u}$ ) is the ratio between the minimum value of the base current, $\mathrm{I}_{\mathrm{B} 1}$, to the base current needed to drive the transistor to the saturation region $\mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$.
$\mathrm{I}_{\mathrm{BO} 0}=\frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{h}_{\text {FEO }}}$
$\ddot{\mathrm{u}}=\frac{\mathrm{h}_{\mathrm{FEO}} \times \mathrm{I}_{\mathrm{B} 1}}{\mathrm{I}_{\mathrm{C}}}$

## Temic

With a given saturation factor $\ddot{u}$, on-off base current ratio, a, transistor type, on-state $(\tau)$ and storage $\left(\tau_{S}\right)$ time constants, the following conditions for switching characteristics are valid:
$\mathrm{t}_{\mathrm{r}} \approx \tau \times \ln \left(\frac{\ddot{\mathrm{u}}-0.1}{\ddot{\mathrm{u}}-0.9}\right)$
$\mathrm{t}_{\mathrm{f}} \approx \tau \times \ln \left(\frac{\mathrm{a}+0.9}{\mathrm{a}+0.1}\right)$
$\mathrm{t}_{\mathrm{s}} \approx \tau_{\mathrm{s}} \times \ln \left(\frac{\mathrm{a}+\ddot{\mathrm{u}}}{\mathrm{a}+1}\right)$


Figure 22.


Figure 23.

## Switching Characteristics of High Voltage Transistors



Figure 24. Basic circuit for resistive load


Figure 25. Basic circuit for inductive load


Figure 26. Typical current and voltage with resistive load


Figure 27. Typical current and voltage response with inductive load


Figure 28. Typical driving conditions for resistive load and inductive load


Figure 29. Typical switching responses at different driving conditions


Figure 30. Anti-saturation circuitry (baker clamp)

9510252
t

Figure 31. Typical switching-on response (dynamic saturation)

## Mounting Instructions <br> General

Semiconductor devices can be mounted in any position. If the diameter of the terminal leads is less than 0.5 mm , bending of leads is allowed at least 1.5 mm away from the semiconductor body (header). Bending should be avoided if the thickness is greater than 0.5 mm . When semiconductor devices are mounted near those components with high heat generation, consideration should be given to high ambient temperature.

## Soldering Instructions

Semiconductor devices should be protected against overheating due to soldering. It is recommended to keep the are kept as long as possible and to solder only at the end of the terminal. Otherwise, precautions should be taken for heat transfer.

The junction temperature of a semiconductor device may exceed the maximum absolute junction temperature for a short time (a maximum of one minute), such as $110^{\circ} \mathrm{C}$ for germanium and $200^{\circ} \mathrm{C}$ for silicon devices.
Table 3 shows the maximum soldering iron (or solder bath) temperatures are permissible.

## Heat Removal

To maintain the thermal equilibrium, the heat generated in the semiconductor junction(s) must be removed to the ambient.

For low-power devices, the natural heat-conductive path between case and surrounding air is usually adequate for this purpose.

Finally, high-power devices require special heat sinks. The cooling effect can be increased further by the use of special coolants or air blowers.
The heat generated in the junction is conveyed to the case or header by conduction rather than convection. A measure of the effectiveness of heat conduction is the inner thermal resistance or thermal resistance junction-case, $\mathrm{R}_{\mathrm{thJC}}$, the value of which is governed by the construction of the device.

Any heat transfer from the case to the surrounding air involves radiation convection and conduction. The effectiveness of transfer expressed in terms of an $\mathrm{R}_{\mathrm{thCA}}$ value, i.e., the external or case-ambient thermal resistance. The total thermal resistance junction ambient is consequently:
$\mathrm{R}_{\mathrm{thJA}}=\mathrm{R}_{\mathrm{thJC}}+\mathrm{R}_{\mathrm{thCA}}$
The total maximum power dissipation, $\mathrm{P}_{\text {tot max }}$, of a semiconductor device can be expressed as follows:
$\mathrm{P}_{\mathrm{tot} \max }=\frac{\mathrm{T}_{\mathrm{jmax}}-\mathrm{T}_{\mathrm{amb}}}{\mathrm{R}_{\mathrm{thJA}}}=\frac{\mathrm{T}_{\mathrm{jmax}}-\mathrm{T}_{\mathrm{amb}}}{\mathrm{R}_{\mathrm{thJC}}+\mathrm{R}_{\mathrm{thCA}}}$
where
$\mathrm{T}_{\text {jmax }}$
maximum junction temperature
$\mathrm{T}_{\mathrm{amb}}$
highest ambient temperature likely to be reached under the most unfavorable conditions

Table 3.

|  | Iron Soldering |  |  | Dip or Flow Soldering |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Iron <br> Temperature | Soldering <br> Distance from <br> the Case | Max. <br> Allowable Sol- <br> dering Time | Soldering <br> Temperature | Soldering <br> Distance from <br> the Case | Max. <br> Allowable Sol- <br> dering Time |
| Metal | $\leq 245^{\circ} \mathrm{C}$ | 1.5 to 5 mm | 5 s | $\leq 245^{\circ} \mathrm{C}$ | $>1.5 \mathrm{~mm}$ | 5 s |
| case |  |  |  |  |  |  |
| $\leq 245^{\circ} \mathrm{C}$ | $>5 \mathrm{~mm}$ | 10 s |  |  |  |  |
| 245 to $350^{\circ} \mathrm{C}$ | $>5 \mathrm{~mm}$ | 5 s | 245 to $300^{\circ} \mathrm{C}$ | $>5 \mathrm{~mm}$ | 3 s |  |
| Plastic | $\leq 245^{\circ} \mathrm{C}$ | 2 to 5 mm | 3 s | $\leq 245^{\circ} \mathrm{C}$ | $>2 \mathrm{~mm}$ | 3 s |
| case | $\leq 245^{\circ} \mathrm{C}$ | $>5 \mathrm{~mm}$ | 5 s | 245 to $300^{\circ} \mathrm{C}$ | $>5 \mathrm{~mm}$ | 2 s |
| 23 A 3 <br> DIN41869 <br> (SOT 23) | $\leq 250^{\circ} \mathrm{C}$ | - | 10 s | $\leq 250^{\circ} \mathrm{C}$ | - | 10 s |

## $\mathrm{R}_{\text {thJC }}$

thermal resistance, junction-case
$\mathrm{R}_{\text {thJA }}$
thermal resistance, junction-ambient

## $\mathrm{R}_{\mathrm{thCA}}$

thermal resistance, case-ambient (the value depends on cooling conditions)

If a heat dissipator or sink is used, $\mathrm{R}_{\mathrm{thCA}}$ depends on the thermal contact between case and heat sink, heat propagation conditions in the sink, and the rate at which heat is transferred to the surrounding air.

Therefore, the maximum allowable total power dissipation for a given semiconductor device can be influenced only by changing $T_{a m b}$ and $R_{t h C A}$. The value of $R_{t h C A}$ can be obtained either from the data of heat sink suppliers or through direct measurements.
When using cooling plates as heat sink without optimum performance, the following approach is acceptable.

The curves shown in figures 32 and 33 are given for thermal resistance, $\mathrm{R}_{\mathrm{thCA}}$, by using square plates of aluminium with edge length, a, but with different thicknesses. The device case should be mounted directly on the cooling plate.
The edge length, a, derived from figures 32 and 33 for a given $\mathrm{R}_{\text {thCA }}$ value must be multiplied with $\alpha$ and $\beta$ :
$a^{\prime}=a \times \beta \times \alpha$
where
$\alpha=1.00$ for vertical arrangement
$\alpha=1.15$ for horizontal arrangement
$\beta=1.00$ for bright surface
$\beta=0.85$ for dull black surface


Figure 32.


Figure 33.

## Example

For a silicon power transistor with $\mathrm{T}_{\mathrm{jmax}}=150^{\circ} \mathrm{C}$ and $\mathrm{R}_{\text {thJC }}=5 \mathrm{~K} / \mathrm{W}$, a 2 mm aluminium square sheet is used in a horizontal arrangement. The maximum ambient temperature is $50^{\circ} \mathrm{C}$ and the maximum power dissipation is $\mathrm{P}_{\text {tot } \max }=8 \mathrm{~W}$.
Calculate edge length of the square plate.

$$
\begin{aligned}
& \mathrm{P}_{\text {tot max }}=\frac{\mathrm{T}_{\mathrm{jmax}}-\mathrm{T}_{\mathrm{amb}}}{\mathrm{R}_{\mathrm{thJC}}+\mathrm{R}_{\mathrm{thCA}}} \\
& \mathrm{R}_{\mathrm{thCA}}=\frac{\mathrm{T}_{\mathrm{jmax}}-\mathrm{T}_{\mathrm{amb}}}{\mathrm{P}_{\mathrm{tot}}}-\mathrm{R}_{\mathrm{thJC}}= \\
& \quad \frac{150^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}}{8 \mathrm{~W}}-5^{\circ} \mathrm{C} / \mathrm{W}=7.5 \mathrm{~K} / \mathrm{W} \\
& \Delta \mathrm{~T}=\mathrm{T}_{\text {case }}-\mathrm{T}_{\mathrm{amb}} \quad \text { can be calculated from } \\
& \mathrm{P}_{\text {tot max }}=\frac{\mathrm{T}_{\text {jmax }}-\mathrm{T}_{\mathrm{amb}}}{\mathrm{R}_{\mathrm{thJC}}+\mathrm{R}_{\mathrm{thCA}}}=\frac{\mathrm{T}_{\text {case }}-\mathrm{T}_{\text {amb }}}{\mathrm{R}_{\text {thCA }}} \\
& \mathrm{T}_{\text {case }}-\mathrm{T}_{\mathrm{amb}}=\frac{\mathrm{R}_{\mathrm{thCA}}\left(\mathrm{~T}_{\text {jmax }}-\mathrm{T}_{\mathrm{amb}}\right)}{\mathrm{R}_{\mathrm{thJC}}+\mathrm{R}_{\mathrm{thCA}}} \\
& \quad=\frac{7.5^{\circ} \mathrm{C} / \mathrm{W}\left(150^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}\right)}{5 \mathrm{~K} / \mathrm{W}+7.5 \mathrm{~K} / \mathrm{W}}=60^{\circ} \mathrm{C}
\end{aligned}
$$

With $\mathrm{R}_{\text {thCA }}=7.5 \mathrm{~K} / \mathrm{W}$ and $\Delta \mathrm{T}=60^{\circ} \mathrm{C}$, plate thickness $=$ 2 mm . Therefore, the edge length $\mathrm{a}=90 \mathrm{~mm}$. This value should be multiplied with $\alpha=1.15$ due to horizontal arrangement.
Hence, the actual edge length $=105 \mathrm{~mm}$.
For a given plate sheet length, the allowable power dissipation should be first calculated with a supposed $\Delta T$. The result should be corrected then with the actual $\Delta \mathrm{T}$.

TELEFUNKEN Semiconductors

## Maximum Operating Range for Power Transistors

To avoid the destruction of power transistors, certain maximum ratings must be observed. These ratings define a safe operating area, as shown in figure 34 for both steady and pulse state conditions. They are valid only for power transistors operating with thermal stability and a specified case temperature.
As shown in figure 34, the safe operating area is limited for forward operation conditions by the four maximum ratings explained below:
A Maximum steady collector current
By exceeding this value, there is a possibility of chip destruction or melting of the connecting wires inside the device.

B Maximum power dissipation due to thermal resistance, $\mathrm{R}_{\mathrm{thJC}}$, and junction temperature, $\mathrm{T}_{\mathrm{jmax}}$
For steady operation, the product $\mathrm{V}_{\mathrm{CE}} \times \mathrm{I}_{\mathrm{C}}$ is constant; therefore, the curve has a slope of $135^{\circ} \mathrm{C}$ in double logarithmic scale as shown in figure 34 .

C Maximum rating against second breakdown Is due to current concentration which results in hot spots, and therefore, localized melting of the crystal near or at the narrow base width, if the applied energy, i.e., voltage, current and time, exceeds a critical value. These hot spots occur either at the edges or in the middle of the base according to whether the emitter junction is forward or reverse biased.

The energy required for the second breakdown is considerably lower in the case of reverse-biased emitter junction (as compared to forward-biased emitter junction) because the current concentration takes place in a very small area.
The allowable power dissipation decreases with increasing voltage. Therefore, the slope of the corresponding curve is less than $135^{\circ} \mathrm{C}$.
D Maximum steady collector voltage
By exceeding this value, there is a possibility of avalanche breakdown.
It is possible to extend the safe operating area (dotted curves) by pulse operation as shown in diagram. Even in this case the maximum allowable energy must lie within the specified value.


Figure 34. Safe operation area (SOA) with switch on curves

TELEFUNKEN Semiconductors

## SOA Limitation for Switch-On Time

Figure 34 shows the SOA diagram and the switch-on curves ( a and b ) at resistive load and inductive load.
a) The transistor switches on when the collector voltage is smaller than $\mathrm{V}_{\text {CEO }}$.

There is no danger for the transistor because the switch-on time is very short.
For this operation, the limitation of the SOA for
$\mathrm{t}_{\mathrm{on}}=1 \mu \mathrm{~s}$ and $\frac{\mathrm{t}_{\mathrm{om}}}{\mathrm{T}} \leq \frac{1}{100}$ is valid.


Figure 35. Range of negative current gain
ransistor switches on when the inductance in the collector circuit is not yet unloaded and the flyback voltage $\mathrm{V}_{\mathrm{CE}}$ is higher than $\mathrm{V}_{\mathrm{CEO}}$ of the transistor.

In this case, the transistor works with negative $\mathrm{h}_{\mathrm{FE}}$. These are the hardest working conditions for the transistor (figure 35).

## SOA Limitation During Switch-Off Time

The usual SOA diagram if the forward-biased transistor is not valid the pulse capability is calculated during the collector current fall time because the transistor is switched off with reverse base current. In this case, the transistor works with negative $\mathrm{h}_{\mathrm{FE}}$ -
At high-voltage power transistors, the SOA for the switch-off condition, base reverse biased, permits during the fall time, $\mathrm{V}_{\mathrm{CE}}$, higher than $\mathrm{V}_{\mathrm{CEO}}$ of the transistor. As an example for a special 50 A , figure 36 shows the switch-off conditions in the case there is no reduced slope of the flyback voltage.


Figure 36. Reverse base safe operation area (RBSOA)

TELEFUNKEN Semiconductors

## Operation When the Transistor Is Switched Off and $\mathbf{V}_{\text {flyback }}>\mathbf{V}_{\text {CEO }}$

## Base driving conditions

An emitter-grounded switched-off transistor withstands voltages up to $\mathrm{V}_{\mathrm{CBO}}$ as long as the base-emitter voltage cannot reach the threshold voltage. This is achieved in a device by a low BE resistance parallel to the BE diode or, even better, by a switch-off potential. By dimensioning the BE conditions for the switched-off transistor, the voltage drop produced by the maximum leakage current guaranteed for the maximum junction temperature is taken into account. The maximum leakage current, $\mathrm{I}_{\mathrm{CBO}}$, for $\mathrm{T}_{\mathrm{jmax}}$ is the current limitation of the SOA region for the switched-off transistor and for voltages between $\mathrm{V}_{\mathrm{CEO}}$ and $\mathrm{V}_{\mathrm{CBO}}$ (figure 36). In Telefunken's data sheets, it is guaranteed that the switched-off transistor with a resistance smaller than 100 W parallel to the BE diode and with no reverse base voltage withstands $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CB}}$ up to the maximum junction temperature when the limits of the figure 34 are respected.

These are the most disadvantageous switched-off conditions and are seldom encountered.
$\mathrm{V}_{\mathrm{CEV}}=\mathrm{V}_{\mathrm{CBO}}$ when the following condition is fulfilled:
$\mathrm{V}_{\mathrm{CBO}}\left(\right.$ at $\left.\mathrm{T}_{\text {jmax }}\right) \times \mathrm{R}_{\mathrm{BE}}-\left|\mathrm{V}_{\mathrm{BE}}\right| \leq 0.3 \mathrm{~V}$

## Thermal stability

In unclamped flyback converters, the switched-off transistor normally has a collector voltage between it's $\mathrm{V}_{\mathrm{CBO}}$ and $\mathrm{V}_{\mathrm{CBO}}$. It is a requirement that during this time the thermal stability of the leakage current is given. If the transistor reaches thermal instability, it will be damaged because of insufficient limitation of the increasing leakage current by the inductive load.


Figure 37. Range of guaranteed thermal stability

Thermal instability occurs when the input power, generated by the increasing leakage current at $\mathrm{V}_{\mathrm{CE}}$, is higher than the heat dissipation to the surroundings at the same time.

The maximum leakage current at the beginning of thermal instability can be calculated with the following formula:
$\mathrm{I}_{\mathrm{CBO}}\left(\right.$ at $\left.\mathrm{T}_{\mathrm{jmax}}\right)=\frac{20 \mathrm{C}}{\mathrm{R}_{\mathrm{th}} \times \mathrm{V}_{\mathrm{CE}}}$
$\mathrm{R}_{\mathrm{th}}$ is the determination for the switch-off conditions. It is very important that transistors work with sufficient heat dissipaters.

Figure 37 shows the allowed maximum junction temperature of the transistor versus $\mathrm{V}_{\mathrm{CE}}$ and guaranteed thermal stability. This figure is based on the maximum $\mathrm{I}_{\mathrm{CBO}}$ at $\mathrm{T}_{\text {jmax }}$ and will be published for all Telefunken electronic high voltage transistors.

## Quality Data

With an extensive system consisting of qualification, intermediate and final tests, Telefunken endeavours to supply the customers with components that fulfil the specifications of the OEM industry.

If you are interested in detailed informations regarding "TELEFUNKEN Quality Assurance of Semiconductor Components", please request four our brochure "TELEFUNKEN Quality and Reliability".

## Delivery Quality

To secure the delivery quality, the following specifications are given:

- Maximum and minimum values of the characteristics
- AQL- (Acceptable Quality Level) values

Shipment lots whose defect percentage is equal to or less than the percentage given in AQL value shall be accepted with greater probability ( $\mathrm{L} \geq 90 \%$ ) due to sampling tests (see the single sampling plan in chapter 'Sampling Inspection Plans').

## Classification of Defects

The possible defects with which a semiconductor device can be subjected are classified according to the probable influence of existing circuits:

- Total (critical) defect

When one of these defects occurs, the functional use of the device is impossible.

TELEFUNKEN Semiconductors

Examples:
open contacts, inter-electrode short circuits, breakdown in reverse characteristics, wrong type designation, broken leads, critical case defects

- Major defect

A defect which is responsible for the failure of a device.
If the specified limits given in the datasheets are exceeded, it is considered as major defect. Typical values are given for orientation which are not tested.

- Minor defect

A defect which is responsible for the function of a device with no or only a slight reduction in effectiveness
There could be external defects such as wrong marking or light scratches.

## AQL Values

According to the classification of defects mentioned in the chapter before, the following AQL values, are valid
for data sheets of semiconductor devices for professional equipments and applications unless otherwise specified. Inspection follows the single sampling plan for attribute testing, AEG 1415 (see chapter 'Sampling inspection plans'), which corresponds mainly to DIN 40080 or MIL-STD-105 D inspection level II.
A cumulative AQL value equal to $0.4 \%$ is valid for all defects mentioned above.

## Sampling Inspection Plans

Lists of symbols:
AQL Acceptable Quality Level
N Lot size
n Sample size
c Acceptance number
$\mathrm{D}_{\text {max }} \quad$ Average outgoing quality level

Table 4. Single sampling plan for attribute testing (according to DIN)

| Normal Inspection | AQL |  |  |  |  |  |  |  |  |  |  | Reduced <br> Inspection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0.06 | 0.10 | 0.15 | 0.25 | 0.40 | 0.65 | 1.0 | 1.5 | 2.5 | 4.0 | 6.5 |  |
| N | $\begin{gathered} \mathrm{n}-\mathrm{c} \\ \left(\mathrm{D}_{\max }\right. \text { in \%) } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  | N |
| 2-15 | $\begin{aligned} & 200-0 \\ & (0.18) \end{aligned}$ | $\begin{aligned} & 125-0 \\ & (0.29) \end{aligned}$ | $\begin{gathered} 80-0 \\ (0.45) \end{gathered}$ | $\begin{gathered} 50-0 \\ (0.71) \end{gathered}$ | $\begin{gathered} 32-0 \\ (1.1) \end{gathered}$ | $\begin{aligned} & 20-0 \\ & (1.7) \end{aligned}$ | $\begin{aligned} & 13-0 \\ & (2.6) \end{aligned}$ | $\begin{gathered} 8-0 \\ (3.9) \end{gathered}$ | $\begin{gathered} \hline 5-0 \\ (6.7) \end{gathered}$ | $\begin{gathered} 3-0 \\ (9.6) \\ \hline \end{gathered}$ | $\begin{gathered} 2-0 \\ (15.6) \end{gathered}$ | 2-15 |
| 16-50 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 13-1 \\ & (4.8) \\ & \hline \end{aligned}$ | $\begin{gathered} 8-1 \\ (9.2) \\ \hline \end{gathered}$ | 16-150 |
| 51-150 |  |  |  |  |  |  |  | $\begin{aligned} & 32-1 \\ & (2.3) \end{aligned}$ | $\begin{aligned} & 20-1 \\ & (3.6) \end{aligned}$ | $\begin{aligned} & 20-2 \\ & (6.0) \end{aligned}$ | $\begin{aligned} & 20-3 \\ & (8.4) \\ & \hline \end{aligned}$ | 151-280 |
| 151-280 |  |  |  |  |  |  | $\begin{aligned} & 50-1 \\ & (1.5) \end{aligned}$ |  | $\begin{aligned} & 32-2 \\ & (3.8) \end{aligned}$ | $\begin{aligned} & 32-3 \\ & (5.4) \end{aligned}$ | $\begin{gathered} 32-5 \\ (8.8) \end{gathered}$ | 281-500 |
| 281-500 |  |  |  |  |  | $\begin{aligned} & 80-1 \\ & (1.0) \end{aligned}$ |  | $\begin{aligned} & 50-2 \\ & (2.4) \\ & \hline \end{aligned}$ | $\begin{array}{r} 50-3 \\ (3.5) \\ \hline \end{array}$ | $\begin{aligned} & \hline 50-5 \\ & (5.7) \\ & \hline \end{aligned}$ | $\begin{array}{r} 50-7 \\ (8.1) \\ \hline \end{array}$ | 501-1200 |
| 501-1200 |  |  |  |  | $\begin{aligned} & 125-1 \\ & (0.64) \end{aligned}$ |  | $\begin{aligned} & 80-2 \\ & (1.6) \end{aligned}$ | $\begin{aligned} & 80-3 \\ & (2.2) \end{aligned}$ | $\begin{aligned} & \hline 80-5 \\ & (3.7) \end{aligned}$ | $\begin{aligned} & 80-7 \\ & (5.2) \end{aligned}$ | $\begin{gathered} 80-10 \\ (7.7) \end{gathered}$ | 1201-3200 |
| 1201-3200 |  |  |  | $\begin{aligned} & 200-1 \\ & (0.41) \end{aligned}$ |  | $\begin{gathered} \hline 125-2 \\ (1.1) \end{gathered}$ | $\begin{gathered} 125-3 \\ (1.5) \end{gathered}$ | $\begin{gathered} 125-5 \\ (2.4) \\ \hline \end{gathered}$ | $\begin{gathered} 125-7 \\ (3.5) \end{gathered}$ | $\begin{gathered} 125-10 \\ (5.0) \end{gathered}$ | $\begin{gathered} 125-14 \\ (7.2) \end{gathered}$ | 3201-10000 |
| 2101-10000 |  |  | $\begin{aligned} & 315-1 \\ & (0.27) \end{aligned}$ |  | $\begin{aligned} & 200-2 \\ & (0.68) \end{aligned}$ | $\begin{aligned} & 200-3 \\ & (0.68) \end{aligned}$ | $\begin{gathered} 200-5 \\ (1.6) \end{gathered}$ | $\begin{gathered} 200-7 \\ (2.2) \end{gathered}$ | $\begin{gathered} 200-10 \\ (3.2) \end{gathered}$ | $\begin{gathered} 200-14 \\ (4.6) \end{gathered}$ | $\begin{gathered} 200-21 \\ (7.3) \end{gathered}$ | 10001-35000 |
| 10001-35000 |  | $\begin{aligned} & \hline 500-1 \\ & (0.17) \end{aligned}$ |  | $\begin{aligned} & 315-2 \\ & (0.44) \end{aligned}$ | $\begin{aligned} & 315-3 \\ & (0.61) \end{aligned}$ | $\begin{aligned} & 315-5 \\ & (0.99) \end{aligned}$ | $\begin{gathered} 315-7 \\ (1.4) \end{gathered}$ | $\begin{gathered} 315-10 \\ (2.1) \end{gathered}$ | $\begin{gathered} 315-14 \\ (3.0) \end{gathered}$ | $\begin{gathered} 315-21 \\ (4.7) \end{gathered}$ |  |  |

TELEFUNKEN Semiconductors

Table 5. Single sampling plan for destructive or very costly test procedures (AEG 1416, Z-plans)

| Normal Inspection | AQL |  |  |  |  |  |  |  |  |  |  | Reduced Inspection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0.06 | 0.10 | 0.15 | 0.25 | 0.40 | 0.65 | 1.0 | 1.5 | 2.5 | 4.0 | 6.5 |  |
| N | $\begin{gathered} \mathrm{n}-\mathrm{c} \\ \left(\mathrm{D}_{\max } \text { in } \%\right) \end{gathered}$ |  |  |  |  |  |  |  |  |  |  | N |
| 2-25 | $\begin{aligned} & 200-0 \\ & (0.18) \end{aligned}$ | $\begin{aligned} & 125-0 \\ & (0.29) \end{aligned}$ | $\begin{gathered} 80-0 \\ (0.46) \end{gathered}$ | $\begin{gathered} 50-0 \\ (0.74) \end{gathered}$ | $\begin{aligned} & 32-0 \\ & (1.2) \end{aligned}$ |  |  |  |  | 3-0 | $\begin{gathered} 2-0 \\ (16.6) \\ \hline \end{gathered}$ | 2-50 |
| 26-90 |  |  |  |  |  |  |  |  | $\begin{gathered} 5-0 \\ (7.2) \end{gathered}$ | (11.6) |  | 51-150 |
| 91-150 |  |  |  |  |  |  | 13-0 | $\begin{gathered} 8-0 \\ (4.5) \end{gathered}$ |  |  | $8-1$ | 151-500 |
| 151-500 |  |  |  |  |  | $\begin{aligned} & 20-0 \\ & (1.8) \end{aligned}$ | ) |  |  | (6.3) |  | 501-3200 |
| 501-1200 |  |  |  |  |  |  |  | 32-1 | (4.1) | $\begin{aligned} & 20-2 \\ & (6.8) \end{aligned}$ | $\begin{aligned} & 20-3 \\ & (9.5) \end{aligned}$ | 3201-35000 |
| 1201-10000 |  |  |  |  |  |  | 50-1 | (2.6) | $\begin{aligned} & 32-2 \\ & (4.3) \end{aligned}$ | $\begin{aligned} & 32-3 \\ & (6.1) \end{aligned}$ | $\begin{aligned} & 32-5 \\ & (9.9) \end{aligned}$ |  |
| 10001-35000 |  |  |  |  |  | $\begin{aligned} & 80-1 \\ & (1.1) \end{aligned}$ | (1.7) | $\begin{aligned} & 50-2 \\ & (2.7) \end{aligned}$ | $\begin{aligned} & 50-3 \\ & (3.9) \end{aligned}$ | $\begin{aligned} & 50-5 \\ & (6.3) \end{aligned}$ | $\begin{aligned} & 50-7 \\ & (9.0) \end{aligned}$ |  |

## Data Sheet Construction

Data sheet information is generally presented in the following sequence:

- Device description
- Dimensions (mechanical data)
- Absolute maximum ratings
- Thermal data - thermal resistances
- Electrical characteristics

Additional information on device performance is provided if necessary.

## Device Description

The following information is provided: part number, semiconductor materials used, sequence of zones, technology used, device type and, if necessary, construction.

Information on typical applications and special features is also given.

## Dimensions (Mechanical Data)

The mechanical data include important dimensions and the sequence of connections supplemented by a circuit diagram. Case outline drawings carry DIN, JEDEC or commercial designations. Information on weight is also given.

## Note:

If the dimensional information does not include any tolerances, then the lead length and mounting hole dimensions are minimum values. All other dimensions are maximum.

## Absolute Maximum Ratings

The absolute maximum ratings indicate the maximum permissible operational and environmental conditions. Exceeding any of these conditions could result in the destruction of the device. Unless otherwise specified, an ambient temperature of $25 \pm 3^{\circ} \mathrm{C}$ is assumed for all absolute maximum ratings. Most absolute ratings are static characteristics; if they are measured by a pulse method, then the associated measurement conditions are stated.
Maximum ratings are absolute (i.e., not interdependent). Any equipment incorporating semiconductor devices must be designed so that even under the most unfavorable operating conditions, the specified maximum ratings of the devices used are never exceeded. These ratings could be exceeded because of changes in

- supply voltage
- the properties of other components used in the equipment
- control settings
- load conditions
- drive level
- environmental conditions
- the properties of the devices themselves (aging)


## Thermal Data - Thermal Resistances

As some thermal data (e.g., junction temperature, storage temperature range, total power dissipation), impose a limit on the application range of the device, they are given in the chapter 'Absolute maximum ratings'. A special section is provided for thermal resistances. The thermal resistance, junction-ambient ( $\mathrm{R}_{\text {thJA }}$ ) quoted, is measured without artificial cooling, i.e., under the worst conditions.
Temperature coefficients are listed together with the associated parameters in the chapter 'Switching Characteristics'.

## Characteristics

Under this heading the most important operational electrical characteristics (minimum, typical and maximum values) are grouped together with associated test conditions supplemented with curves.

## Electrical characteristics

The distinctive feature of semiconductor devices is that they are characterised with electrical characteristics which contain static (dc), dynamic (ac), two-port characteristics and family of curves.

## Static (dc) characteristics

DC characteristics explain the dc properties of a semiconductor device. They are temperature dependent and are valid only for a given ambient or case temperature.

## Dynamic (ac) characteristics

AC characteristics explain the ac or pulse properties of a semiconductor device. According to type they are given the important AF, HF or switching characteristics. The dynamic (ac) characteristics are valid only under special operating conditions. If necessary, they are supplied with corresponding measuring circuits.

## Family of curves

Besides the static (dc) and dynamic (ac) characteristics, a family of curves are given for specified operating conditions. They show the typical interdependence of individual characteristics. Scattering limits are also given. These signify that at least $95 \%$ of delivered devices lie inside these tolerances.

## Additional Informations

## Preliminary specifications

This heading indicates that some information on the device concerned may be subject to slight changes.

## Not for new developments

This heading indicates that the device concerned should not be used in equipment under development. It is, however, available for present production.


[^0]:    1) The material mentioned are examples
