
Ceramic capacitors


Multi-layer ceramic chip capacitor networks MNA14 (1608 (0603) × 4 size, chip capaitor networks)

Features

- 1) Area ratio is approximately 55% smaller than that of the MCH18, enabling high-density mounting.
- 2) Mounting costs are reduced.
- 3) Use of convex electrodes prevents solder bridging during mounting, and makes it easy to perform a visual inspection of the mounted piece. Also facilitates automatic inspection.
- 4) Solder-coated terminals offer superior solderbility and resistance to soldering heat.
- 5) Each element is independent to ensure a wide range of circuit applications.
- 6) Can be packed on tape.

External dimensions (Units: mm)






Equivalent circuits

 $C_1 = C_2 = C_3 = C_4$



Product Designation



ated voltage		Capacitance-temperature characteristics					Capacitance tolerance		
ode	Voltage		Code	EIA code	Operating temperature range (°C)	Temp. coefficient or percent change	capacitance	Code	tolerace
2	25V		A	COG	-55~+125	0±30ppm / °C	3-digit designation	Κ	±10%
5	50V		6	X7B	$-55 \sim +125$	±15%	according IEC	м	±20%
					(-25~+85)	(±10%)	00001 alling 12 0	1/1	-2070

Capacitance range

Prod	uct name	MNA 14		
	Temperature characteristic	A (C0G)	C (X7R)	
Capacitance(pF)	Rated voltage	50V	25V	
	Tolerance	K (±10%)	M (±20%)	
10				
22				
47				
100				
220				
470				
1,000				
2,200				
4,700				
10,000				
22,000				

Product thickness (mm) 0.8±0.1



Characteristics

Class 1 (For thermal compensation)

Item	Temperature characteristics	A (COG)	Test methods / conditions (based on JIS C 5102)	
Operating temp	perature	−55°C~+125°C		
Nominal capac	itance (C)	Must be within the specified tolerance range.	 Based on paragraph 7.8 and paragraph 9, Measured at room temperature and standard humidity Measurement frequency : 1±0.1MHz Measurement voltage : 1±0.1Vrms. 	
Tan δ		100 / (400+20C)% or less: Less than 30 pF 0.1% or less: 30 pF or larger		
Insulation resis	stance (IR)	10,000 M Ω or larger, or 500 ΩF or larger, whichever is smaller	Based on paragraph 7.6. Measurement is made after rated voltage is applied for $60\pm5s$.	
Withstanding v	oltage	The insulation must not be damaged.	Based on paragraph 7.1. Apply 300% of the rated voltage for 1 to 5s then measure.	
Temperature c	haracteristics	Within 0±30ppm / °C	The temperature coefficients in table 12, paragraph 7.12 are calculated at 20°C and high temperature.	
Terminal adhei	rence	No detachment or signs of detachment.	Based on paragraph 8, 11, 2. Apply 5N (0.51 kg·f) for 10 ±1s in the direction indicated by the arrow.	
	Appearance	There must be no mechanical damage.	Chip is mounted to a board in the manner	
Resistance to vibration	Rate of capacitance change	Must be within initial tolerance.	shown on the right, subjected to vibration under the right, subjected to vibration (type A in paragraph 8.2), and	
	Tan∂	Must satisfy initial specified value.	measured 24±2 hours later. Board	
Solderability		At least 3/4 of the surface of the two terminals must be covered with new solder.	Based on paragraph 8.13, Soldering temperature : 235±5℃ Soldering time : 2±0.5s	
	Appearance	There must be no mechanical damage.		
	Rate of capacitance change	$\pm 2.5\%$ or less, or $\pm 0.25~\mathrm{pF}$ or less, whichever is larger		
Resistance to soldering	Tanδ	Must satisfy initial specified value.	 Based on paragraph 8.14. Soldering temperature : 260±5℃ 	
heat	Insulation resistance	10,000 M Ω or larger, or 500 ΩF or larger, whichever is smaller	Soldering time : $5\pm0.5s$ Preheating : $150\pm10^{\circ}C$ for 1 to 2 min.	
	Withstanding voltage	The insulation must not be damaged.		
	Appearance	There must be no mechanical damage.		
Temperature	Rate of capacitance change	\pm 2.5% or less, or \pm 0.25 pF or less, whichever is larger	Based on paragraph 9.3,	
cycling	Tanδ	Must satisfy initial specified value.	Number of cycles: 10 Capacitance measured after 24±2 hrs.	
	Insulation resistance	10,000 M Ω or larger, or 500 ΩF or larger, whichever is smaller		
	Appearance	There must be no mechanical damage.	Based on paragraph 9.9,	
I have also been to	Rate of capacitance change	$\pm 7.5\%$ or less, or ± 0.75 pF or less, whichever is larger	Test temperature : 40±2°C Relative humidity : 90% to 95%	
Humidity load test	Tanδ	0.5% or less	Applied voltage : rated voltage	
	Insulation resistance	500 $M\Omega$ or larger, or 25 ΩF or larger, whichever is smaller	Test time : 500 to 524 hrs. Capacitance measured after 24±2 hrs.	
	Appearance	There must be no mechanical damage.	Based on paragraph 9.10,	
High-	Rate of capacitance change	$\pm 3.0\%$ or less, or $\pm 0.3~\mathrm{pF}$ or less, whichever is larger	Test temperature : Max. operating temp.	
temperature load test	Tanδ	0.3% or less	Applied voltage : rated voltage x 200% Test time : 1,000 to 1,048 hrs.	
	Insulation resistance	10,000 M Ω or larger, or 50 Ω F or larger, whichever is smaller	Capacitance measured after 24±2 hrs.	




Ceramic capacitors

	Temperature characteristics	C (X7B)	Test methods/conditions		
Item		0,000	(based on JIS C 5102)		
Operating temp	perature	−55°C~+125°C			
Nominal capac	itance (C)	Must be within the specified tolerance range.	Based on paragraph 7.8 Measured at room temperature and standard humidity.		
Tan∂		2.5% or less (when rated voltage is 16V: 3.5% or less)	Measurement frequency: 1 \pm 0.1 kHz Measurement voltage : 0.1 \pm 0.2 Vrms.		
Insulation resis	tance (IR)	10,000 M Ω or larger, or 500 ΩF or larger, whichever is smaller	Based on paragraph 7.6 Measurement is made after rated voltage is applied for $60\pm5s$.		
Withstanding v	oltage	The insulation must not be damaged.	Based on paragraph 7.1 Apply 250% of the rated voltage for 1 to 5s then measure.		
Temperature cl	haracteristics	Within ±15%	The temperature coefficients in paragraph 7.12, table 8, condition B, are based on measurements carried out at 20°C, with no voltage applied.		
Terminal adher	rence	No peeling or sign of peeling on terminal.	Based on paragraph 8, 11, 2. Apply 5N (0.51 kg·f) for 10 \pm 1s in the direction indicated by the arrow. Pressure (5N) Capacitor		
	Appearance	There must be no mechanical damage.	Chip is mounted to a board in the		
Resistance to vibration	Rate of capacitance change	Must be within initial tolerance.	manner shown on the right, subjected to vibration (type A in paragraph 8.2),		
	Tanδ	Must satisfy initial specified value.	and measured 48±4 hrs. later. Board		
Solderability		At least 3/4 of the surface of the two terminals must be covered with new solder.	Based on paragraph 8.13 Soldering temperature: 235 ±5°C Soldering time : 2±0.5s		
	Appearance	There must be no mechanical damage.			
Desidence	Rate of capacitance change	Within ±5.0%	Based on paragraph 8.14.		
Resistance to soldering	Tanδ	Must satisfy initial specified value.	Soldering temperature: 260±5°C Soldering time : 5±0.5s Preheating : 150±10°C for 1 to 2 min.		
heat	Insulation resistance	10,000 M Ω or larger, or 500 ΩF or larger, whichever is smaller			
-	Withstanding voltage	The insulation must not be damaged.			
	Appearance	There must be no mechanical damage.			
Temperature	Rate of capacitance change	Within ±7.5%	Based on paragraph 9.3 Number of cycles: 10		
cycling	Tanδ	Must satisfy initial specified value.	Capacitance measured after 48 ±4 hr		
-	Insulation resistance	10,000 M Ω or larger, or 500 ΩF or larger, whichever is smaller			
	Appearance	There must be no mechanical damage.	 Based on paragraph 9.9 Test temperature : 40 ±2°C Relative humidity : 90% to 95% Applied voltage : rated voltage Test time : 500 to 524 hrs. Capacitance measured after 48 ±4 hr 		
Humidity load	Rate of capacitance change	±12.5% or less			
test	Tanδ	5.0% or less			
	Insulation resistance	500 M Ω or larger, or 25 ΩF or larger, whichever is smaller			
	Appearance	There must be no mechanical damage.	Based on paragraph 9.10 Test temperature : Max. operating tem Applied voltage : rated voltage x 200 Test time : 1,000 to 1,048 hrs. Capacitance measured after 48 ± 4 hr		
High-	Rate of capacitance change	Within ±10.0%			
temperature load test	Tanð	5.0% or less			
-	Insulation resistance	1,000M Ω or larger, or 50 Ω F or larger, whichever is smaller			




Packaging


(Units: mm)






•Electrical characteristics















Fig.3 Capacitance-temperature characteristics









JIS C 5102 9.3

SAMPLE SIZE : n=50pcs

TESTED

Insulation resistance


JIS C 5102 9. 3

SAMPLE SIZE : n=50pcs


-55/+125°C 100cyc

-55/+125°C 100cyc





Insulation resistance



Ceramic capacitors

