DS05-50104-2E

MCP (Multi-Chip Package) FLASH MEMORY & SRAM cmos

16M (×16) FLASH MEMORY & 2M (× 8) STATIC RAM

MB84VA2102-10/MB84VA2103-10

■ FEATURES

- Power supply voltage of 2.7 to 3.6 V
- High performance

100 ns maximum access time

- Operating Temperature
 - -20 to +85°C

— FLASH MEMORY

- Minimum 100,000 write/erase cycles
- · Sector erase architecture

One 8 K word, two 4 K words, one 16 K word, and thirty one 32 K words.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

• Boot Code Sector Architecture

MB84VA2102: Top sector

MB84VA2103: Bottom sector

• Embedded Erase™ Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded Program™ Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready-Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

• Automatic sleep mode

When addresses remain stable, automatically switch themselves to low power mode.

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

Please refer to "MBM29LV160T/B" data sheet in detailed function


— SRAM

Power dissipation


Operating: 35 mA max. Standby: 50 μA max.

- Power down features using CE1s and CE2s
- Data retention supply voltage: 2.0 V to 3.6 V

■ BLOCK DIAGRAM



■ EXAMPLE OF CONNECTION WITH CHIPSET



■ PIN ASSIGNMENTS

/	
$I \cap n$	View)
(I OP	VIC VV

	Α	В	С	D	E	F	G	Н
6	CE1s	Vss	DQ ₁	A 1	A ₂	A ₄	CE2s	A 9
5	A ₁₀	DQ_5	DQ_2	A ₀	Аз	A 7	RY/BY	A ₁₄
4	OE	DQ ₇	DQ ₄	DQ_0	A_6	A 18	RESET	A 15
3	A ₁₁	A ₈	A 5	DQ8	DQ₃	DQ ₁₂	A ₁₂	A 19
2	A 13	A 17	SA*	CEf	DQ ₁₀	Vccf	DQ_6	DQ ₁₅ /A ₋₁
1	WE	Vccs	A 16	Vss	DQ ₉	DQ ₁₁	DQ ₁₃	DQ ₁₄

^{*:} A₁₇ for SRAM

Table 1 Pin Configuration

Pin	Function	Input/ Output
A ₀ to A ₁₆	Address Inputs (Common)	I
A ₁₇ to A ₁₉	Address Input (Flash)	I
SA	Address Input (SRAM)	I
DQ ₀ to DQ ₇	Data Inputs/Outputs (Common)	I/O
DQ8 to DQ15	Data Inputs/Outputs (Flash)	I/O
CEf	Chip Enable (Flash)	I
CE1s	Chip Enable (SRAM)	I
CE2s	Chip Enable (SRAM)	I
ŌĒ	Output Enable (Common)	I
WE	Write Enable (Common)	I
RY/BY	Ready/Busy Outputs (Flash)	0
RESET	Hardware Reset Pin/Sector Protection Unlock (Flash)	I
N.C.	No Internal Connection	_
Vss	Device Ground (Common)	Power
Vccf	Device Power Supply (Flash)	Power
Vccs	Device Power Supply (SRAM)	Power

■ PRODUCT LINE UP

		Flash Memory	SRAM						
Ordering Part No.	$Vcc = 3.0 V_{-0.3 V}^{+0.6 V}$	MB84VA2102-10/MB84VA2103-10							
Max. Address Access	Time (ns)	100	100						
Max. CE Access Time	(ns)	100	100						
Max. OE Access Time	(ns)	40	50						

■ BUS OPERATIONS

Table 2 User Bus Operations

Operation (1), (3)	CEf	CE1s	CE2s	OE	WE	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅	RESET
Full Standby	Н	Н	Х	Х	Х	HIGH-Z	HIGH-Z	Н
Full Staridby	П	Х	L	^	^	nign-z	півп-2	П
Output Disable	Х	Х	Х	Н	Н	HIGH-Z	IIGH-Z HIGH-Z	
Read from Flash (2)	L	Н	Х	L	Н	D оит	D оит	Н
Read Holli Flash (2)	L	Х	L	L	11	D 001	D 001	
Write to Flash	L	Н	Х	Н	L	Din	Din	Н
Write to Flasii	L	Х	L	11		Din	DIN	
Read from SRAM	Н	L	Н	L	Н	D оит	HIGH-Z	Н
Write to SRAM	Н	L	Н	Х	L	Din	HIGH-Z	Н
Flash Hardware Reset	Х	Н	Х	Х	Х	HIGH-Z	HIGH-Z	_
Flasii Haluwale Reset	^	Х	L	^	^	TIIGH-Z	HIGH-Z	L

Legend: $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} . See DC Characteristics for voltage levels.

Notes: 1. Other operations except for indicated this column are inhibited.

- 2. WE can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.
- 3. Do not apply $\overline{CEf} = V_{IL}$, $\overline{CE1s} = V_{IL}$ and $CE2s = V_{IH}$ at a time.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE on FLASH MEMORY

- •One 8 K word, two 4 K words, one 16 K word, and thirty one 32 K words.
- •Individual-sector, multiple-sector, or bulk-erase capability.

Sector	Sector Size	Address Range
SA0	32K Words	00000H to 07FFFH
SA1	32K Words	08000H to 0FFFFH
SA2	32K Words	10000H to 17FFFH
SA3	32K Words	18000H to 1FFFFH
SA4	32K Words	20000H to 27FFFH
SA5	32K Words	28000H to 2FFFFH
SA6	32K Words	30000H to 37FFFH
SA7	32K Words	38000H to 3FFFFH
SA8	32K Words	40000H to 47FFFH
SA9	32K Words	48000H to 4FFFFH
SA10	32K Words	50000H to 57FFFH
SA11	32K Words	58000H to 5FFFFH
SA12	32K Words	60000H to 67FFFH
SA13	32K Words	68000H to 6FFFFH
SA14	32K Words	70000H to 77FFFH
SA15	32K Words	78000H to 7FFFFH
SA16	32K Words	80000H to 87FFFH
SA17	32K Words	88000H to 8FFFFH
SA18	32K Words	90000H to 97FFFH
SA19	32K Words	98000H to 9FFFFH
SA20	32K Words	A0000H to A7FFFH
SA21	32K Words	A8000H to AFFFFH
SA22	32K Words	B0000H to B7FFFH
SA23	32K Words	B8000H to BFFFFH
SA24	32K Words	C0000H to C7FFFH
SA25	32K Words	C8000H to CFFFFH
SA26	32K Words	D0000H to D7FFFH
SA27	32K Words	D8000H to DFFFFH
SA28	32K Words	E0000H to E7FFFH
SA29	32K Words	E8000H to EFFFFH
SA30	32K Words	F0000H to F7FFFH
SA31	16K Words	F8000H to FBFFFH
SA32	4K Words	FC000H to FCFFFH
SA33	4K Words	FD000H to FDFFFH
SA34	8K Words	FE000H to FFFFFH

Sector Sector Size Address Range SA0 8K Words 00000H to 01FFF SA1 4K Words 02000H to 02FFF SA2 4K Words 03000H to 03FFF SA3 16K Words 04000H to 07FFF SA4 32K Words 08000H to 0FFFF SA5 32K Words 10000H to 17FFF SA6 32K Words 18000H to 1FFFF SA7 32K Words 20000H to 27FFFF SA8 32K Words 28000H to 37FFFF SA9 32K Words 38000H to 37FFFF SA10 32K Words 40000H to 47FFFF SA11 32K Words 48000H to 4FFFFF SA12 32K Words 50000H to 57FFFF	-{ -{ -{ -{ -{
SA1 4K Words 02000H to 02FFFH SA2 4K Words 03000H to 03FFH SA3 16K Words 04000H to 07FFFH SA4 32K Words 08000H to 0FFFH SA5 32K Words 10000H to 17FFFH SA6 32K Words 20000H to 27FFFH SA7 32K Words 28000H to 2FFFFH SA8 32K Words 30000H to 37FFFH SA9 32K Words 38000H to 3FFFFH SA10 32K Words 40000H to 47FFFH SA11 32K Words 48000H to 4FFFFH	-{ -{ -{ -{ -{
SA2 4K Words 03000H to 03FFFH SA3 16K Words 04000H to 07FFFH SA4 32K Words 08000H to 0FFFFH SA5 32K Words 10000H to 17FFFH SA6 32K Words 18000H to 1FFFFH SA7 32K Words 20000H to 27FFFH SA8 32K Words 28000H to 2FFFFH SA9 32K Words 30000H to 37FFFH SA10 32K Words 38000H to 3FFFFH SA11 32K Words 40000H to 47FFFH SA12 32K Words 48000H to 4FFFFH	- - -
SA3 16K Words 04000H to 07FFF SA4 32K Words 08000H to 0FFFF SA5 32K Words 10000H to 17FFF SA6 32K Words 18000H to 1FFFF SA7 32K Words 20000H to 27FFF SA8 32K Words 28000H to 2FFFF SA9 32K Words 30000H to 37FFF SA10 32K Words 38000H to 3FFFF SA11 32K Words 40000H to 47FFF SA12 32K Words 48000H to 4FFFF	 -
SA4 32K Words 08000H to 0FFFH SA5 32K Words 10000H to 17FFH SA6 32K Words 18000H to 1FFFH SA7 32K Words 20000H to 27FFH SA8 32K Words 28000H to 2FFFH SA9 32K Words 30000H to 37FFH SA10 32K Words 38000H to 3FFFH SA11 32K Words 40000H to 47FFFH SA12 32K Words 48000H to 4FFFFH	Η
SA5 32K Words 10000H to 17FFF SA6 32K Words 18000H to 1FFFF SA7 32K Words 20000H to 27FFF SA8 32K Words 28000H to 2FFFF SA9 32K Words 30000H to 37FFF SA10 32K Words 38000H to 3FFFF SA11 32K Words 40000H to 47FFF SA12 32K Words 48000H to 4FFFF	
SA6 32K Words 18000H to 1FFFH SA7 32K Words 20000H to 27FFFH SA8 32K Words 28000H to 2FFFH SA9 32K Words 30000H to 37FFFH SA10 32K Words 38000H to 3FFFH SA11 32K Words 40000H to 47FFFH SA12 32K Words 48000H to 4FFFFH	
SA7 32K Words 20000H to 27FFFH SA8 32K Words 28000H to 2FFFFH SA9 32K Words 30000H to 37FFFH SA10 32K Words 38000H to 3FFFFH SA11 32K Words 40000H to 47FFFH SA12 32K Words 48000H to 4FFFFH	1
SA8 32K Words 28000H to 2FFFH SA9 32K Words 30000H to 37FFH SA10 32K Words 38000H to 3FFFH SA11 32K Words 40000H to 47FFH SA12 32K Words 48000H to 4FFFH	
SA9 32K Words 30000H to 37FFFF SA10 32K Words 38000H to 3FFFFF SA11 32K Words 40000H to 47FFFF SA12 32K Words 48000H to 4FFFFF	-
SA10 32K Words 38000H to 3FFFH SA11 32K Words 40000H to 47FFH SA12 32K Words 48000H to 4FFFH	4
SA11 32K Words 40000H to 47FFFF SA12 32K Words 48000H to 4FFFFF	
SA12 32K Words 48000H to 4FFFH	7
	-
SA13 32K Words 50000H to 57FFFh	7
	-
SA14 32K Words 58000H to 5FFFF	4
SA15 32K Words 60000H to 67FFFF	1
SA16 32K Words 68000H to 6FFFF	7
SA17 32K Words 70000H to 77FFFH	1
SA18 32K Words 78000H to 7FFFF	4
SA19 32K Words 80000H to 87FFFF	1
SA20 32K Words 88000H to 8FFFFI	4
SA21 32K Words 90000H to 97FFFH	1
SA22 32K Words 98000H to 9FFFFI	4
SA23 32K Words A0000H to A7FFF	Н
SA24 32K Words A8000H to AFFFF	Н
SA25 32K Words B0000H to B7FFF	Н
SA26 32K Words B8000H to BFFFF	Н
SA27 32K Words C0000H to C7FFF	Н
SA28 32K Words C8000H to CFFFF	Ή
SA29 32K Words D0000H to D7FFF	Н
SA30 32K Words D8000H to DFFFF	Ή
SA31 32K Words E0000H to E7FFF	Н
SA32 32K Words E8000H to EFFFF	Н
SA33 32K Words F0000H to F7FFF	
SA34 32K Words F8000H to FFFFF	Н

MB84VA2102 Sector Architecture

MB84VA2103 Sector Architecture

Table 3 Sector Address Tables (MB84VA2102)

Sector	_	_	_	_	_	_	_	_	
Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Address Range
SA0	0	0	0	0	0	Χ	Х	Χ	00000H to 07FFFH
SA1	0	0	0	0	1	Χ	Х	Χ	08000H to 0FFFFH
SA2	0	0	0	1	0	Х	Х	Х	10000H to 17FFFH
SA3	0	0	0	1	1	Χ	Х	Χ	18000H to 1FFFFH
SA4	0	0	1	0	0	Χ	Χ	Χ	20000H to 27FFFH
SA5	0	0	1	0	1	Χ	Χ	Χ	28000H to 2FFFFH
SA6	0	0	1	1	0	Χ	Χ	Χ	30000H to 37FFFH
SA7	0	0	1	1	1	Χ	Χ	Χ	38000H to 3FFFFH
SA8	0	1	0	0	0	Χ	Χ	Χ	40000H to 47FFFH
SA9	0	1	0	0	1	Х	Х	Χ	48000H to 4FFFFH
SA10	0	1	0	1	0	Х	Χ	Χ	50000H to 57FFFH
SA11	0	1	0	1	1	Х	Х	Х	58000H to 5FFFFH
SA12	0	1	1	0	0	Х	Х	Х	60000H to 67FFFH
SA13	0	1	1	0	1	Χ	Χ	Х	68000H to 6FFFFH
SA14	0	1	1	1	0	Χ	Χ	Х	70000H to 77FFFH
SA15	0	1	1	1	1	Χ	Χ	Χ	78000H to 7FFFFH
SA16	1	0	0	0	0	Х	Х	Х	80000H to 87FFFH
SA17	1	0	0	0	1	Х	Х	Х	88000H to 8FFFFH
SA18	1	0	0	1	0	Х	Х	Х	90000H to 97FFFH
SA19	1	0	0	1	1	Х	Х	Х	98000H to 9FFFFH
SA20	1	0	1	0	0	Х	Х	Х	A0000H to A7FFFH
SA21	1	0	1	0	1	Х	Х	Х	A8000H to AFFFFH
SA22	1	0	1	1	0	Χ	Χ	Х	B0000H to B7FFFH
SA23	1	0	1	1	1	Х	Х	Х	B8000H to BFFFFH
SA24	1	1	0	0	0	Х	Х	Х	C0000H to C7FFFH
SA25	1	1	0	0	1	Х	Х	Х	C8000H to CFFFFH
SA26	1	1	0	1	0	Х	Χ	Χ	D0000H to D7FFFH
SA27	1	1	0	1	1	Х	Χ	Χ	D8000H to DFFFFH
SA28	1	1	1	0	0	Х	Χ	Χ	E0000H to E7FFFH
SA29	1	1	1	0	1	Х	Х	Х	E8000H to EFFFFH
SA30	1	1	1	1	0	Х	Х	Х	F0000H to F7FFFH
SA31	1	1	1	1	1	0	Х	Х	F8000H to FBFFFH
SA32	1	1	1	1	1	1	0	0	FC000H to FCFFFH
SA33	1	1	1	1	1	1	0	1	FD000H to FDFFFH
SA34	1	1	1	1	1	1	1	Х	FE000H to FFFFFH

Table 4 Sector Address Tables (MB84VA2103)

Sector Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Address Range
SA0	0	0	0	0	0	0	0	Х	00000H to 01FFFH
SA1	0	0	0	0	0	0	1	0	02000H to 02FFFH
SA2	0	0	0	0	0	0	1	1	03000H to 03FFFH
SA3	0	0	0	0	0	1	0	Х	04000H to 07FFFH
SA4	0	0	0	0	1	Х	Х	Х	08000H to 0FFFFH
SA5	0	0	0	1	0	Х	Х	Х	10000H to 17FFFH
SA6	0	0	0	1	1	Х	Х	Х	18000H to 1FFFFH
SA7	0	0	1	0	0	Х	Х	Х	20000H to 27FFFH
SA8	0	0	1	0	1	Х	Х	Х	28000H to 2FFFFH
SA9	0	0	1	1	0	Х	Х	Х	30000H to 37FFFH
SA10	0	0	1	1	1	Х	Х	Х	38000H to 3FFFFH
SA11	0	1	0	0	0	Х	Х	Х	40000H to 47FFFH
SA12	0	1	0	0	1	Х	Х	Х	48000H to 4FFFFH
SA13	0	1	0	1	0	Х	Х	Х	50000H to 57FFFH
SA14	0	1	0	1	1	Х	Х	Х	58000H to 5FFFFH
SA15	0	1	1	0	0	Х	Х	Х	60000H to 67FFFH
SA16	0	1	1	0	1	Х	Х	Х	68000H to 6FFFFH
SA17	0	1	1	1	0	Х	Х	Х	70000H to 77FFFH
SA18	0	1	1	1	1	Х	Х	Х	78000H to 7FFFFH
SA19	1	0	0	0	0	Х	Х	Х	80000H to 87FFFH
SA20	1	0	0	0	1	Х	Х	Х	88000H to 8FFFFH
SA21	1	0	0	1	0	Х	Х	Х	90000H to 97FFFH
SA22	1	0	0	1	1	Х	Х	Х	98000H to 9FFFFH
SA23	1	0	1	0	0	Х	Х	Х	A0000H to A7FFFH
SA24	1	0	1	0	1	Х	Х	Х	A8000H to 8FFFFH
SA25	1	0	1	1	0	Х	Х	Х	B0000H to B7FFFH
SA26	1	0	1	1	1	Х	Х	Х	B8000H to BFFFFH
SA27	1	1	0	0	0	Х	Х	Х	C0000H to C7FFFH
SA28	1	1	0	0	1	Х	Х	Х	C8000H to CFFFFH
SA29	1	1	0	1	0	Х	Х	Х	D0000H to D7FFFH
SA30	1	1	0	1	1	Х	Х	Х	D8000H to DFFFFH
SA31	1	1	1	0	0	Х	Х	Х	E0000H to E7FFFH
SA32	1	1	1	0	1	Х	Х	Х	E8000H to EFFFFH
SA33	1	1	1	1	0	Х	Х	Х	F0000H to F7FFFH
SA34	1	1	1	1	1	Х	Х	Х	F8000H to FFFFFH

Table 5. 1 Flash Memory Autoselect Codes

	Туре	A 6	A 1	Ao	Code (HEX)
Manufacturer's Co	de	Vıl	Vıl	Vıl	04H
Device Code	MB84VA2102	VIL	VIL	VIH	22C4H
	MB84VA2103	Vıl	Vıl	ViH	2249H

Table 5. 2 Expanded Autoselect Code Table

	Code	DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ ₈	DQ ₇	DQ ₆	DQ ₅	DQ ₄	DQ ₃	DQ ₂	DQ₁	DQ₀	
Manufacturer's Code		04H	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device	MB84VA2102	22C4H	0	0	1	0	0	0	1	0	1	1	0	0	0	1	0	0
Code	MB84VA2103	2249H	0	0	1	0	0	0	1	0	0	1	0	0	1	0	0	1

Table 6 Flash Memory Command Definitions

Command Sequence	Bus Write Cycles	First Bus Write Cycle			Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Bus Cycle	Sixth Bus Write Cycle	
. Req'o		Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXH	F0H	_	_	_	_	_	_	_	_	_	_
Read/Reset	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	_	_	_	_
Autoselect	3	555H	AAH	2AAH	55H	555H	90H	_	_	_	_		_
Program	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	_	_	_	_
Chip Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Sector Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
Sector Erase Suspe	nd	Erase ca	Erase can be suspended during sector erase with Addr. ("H" or "L"). Data (B0H)										
Sector Erase Resur	ne	Erase can be resumed after suspend with Addr. ("H" or "L"). Data (30H)											
Set to Fast Mode	3	555H	ААН	2AAH	55H	555H	20H	_	_	_	_	_	_
Fast Program (Note)	2	XXXH	АОН	PA	PD	_	_	_	_	_	_	_	_
Reset from Fast Mode (Note)	2	XXXH	90H	XXXH	F0H	_	_	_	_	_	_	_	_
Extended Sector Protect	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD	1	_	_	_

Address bits A_{11} to $A_{20} = X =$ "H" or "L" for all address commands except for Program Address (PA) and Sector Address (SA).

Bus operations are defined in Table 2.

Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

- RA =Address of the memory location to be read.
- PA =Address of the memory location to be programmed. Addresses are latched on the falling edge of the write pulse.
- SA =Address of the sector to be erased. The combination of A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃ will uniquely select any sector.
- RD =Data read from location RA during read operation.
- PD =Data to be programmed at location PA.
- SPA = Sector address to be protected. Set sector address (SA) and $(A_6, A_1, A_0) = (0, 1, 0)$.
- SD =Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

Note: This command is valid while Fast Mode.

■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	–25°C to +85°C
Voltage with Respect to Ground All pins (Note)	0.3 V to Vccf +0.5 V
	-0.3 V to Vccs +0.5 V
Vccf/Vccs Supply (Note)	0.3 V to +4.6 V

Note: Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vccf +0.5 V or Vccs +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Commercial Devices

Ambient Temperature (T_A)—20°C to +85°C

Vccf/Vccs Supply Voltages.....+2.7 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Te	est Condit	ions	Min.	Тур.	Max.	Unit															
lu	Input Leakage Current		_		-1.0	_	+1.0	μΑ															
Іьо	Output Leakage Current		_		-1.0	_	+1.0	μΑ															
lcc ₁ f	Flash Vcc Active Current (Read)	Vccf = Vcc Max OE = ViH	., CE f = V _{II}	tcycle = 10 MHz	_	_	35 17	mA															
lcc2f	Flash Vcc Active Current (Program/Erase)	Vccf = Vcc Max	/ccf = Vcc Max., СЕf = ViL, ОЕ = Viн			_	35	mA															
Icc1S	SRAM Vcc Active	Vccs = Vcc Max		tcycle =10 MHz	_	_	40	mA															
10013	Current	CE1s = VIL, CE	E1s = V _{IL} , CE2s = V _{IH} t _{CYCLE} = 1 MHz		_	_	12	mA															
la a a o	SRAM Vcc Active	$\overline{CE1s} = 0.2 \text{ V},$	EE1s = 0.2 V, DE2s = Vccs - 0.2 V, VE = Vccs - 0.2 V tcycle = 1 MHz		_	_	35	mA															
lcc2S	Current				_	_	6	mA															
I _{SB1} f	Flash Vcc Standby Current		Vccf = Vcc Max., CEf = Vccf ± 0.3 V RESET = Vccf ± 0.3 V			_	5	μΑ															
I _{SB2} f	Flash Vcc Standby Current (RESET)	Vccf = Vcc Max., RESET = Vss ± 0.3 V			_	_	5	μΑ															
I _{SB1} S	SRAM Vcc Standby Current	CE1s = VIH or C	CE1s = VIH or CE2s = VIL			_	2	mA															
		CE1s = Vcc - 0.2 V or CE2s	Vccs =	T _A = 25°C	_	1	2.5	μΑ															
			3.0 V ±10%	T _A = -20 to +85°C		_	55	μА															
			0.2 V or CE2s	0.2 V or CE2s	0.2 V or CE2s	0.2 V or CE2s	0.2 V or CE2s	0.2 V or CE2s							İ			Vccs =	T _A = 25°C	_	1.5	3	μΑ
Isb2 S**	SRAM Vcc Standby Current								3.3 V ±0.3 V	T _A = -20 to +85°C		_	60	μΑ									
		= 0.2 V		T _A = 25°C	_	1	2	μΑ															
			Vccs = 3.0 V	T _A = -20 to +40°C	_	_	5	μΑ															
				T _A = -20 to +85°C	_	_	50	μΑ															
VIL	Input Low Level				-0.3	_	0.6	V															
VIH	Input High Level		-			_	Vcc+0.3*	V															
Vol	Output Low Voltage Level	I _{OL} = 2.1 mA, Vccf = Vccs = Vcc Min.			_	_	0.4	V															
Vон	Output High Voltage Level	$I_{OH} = -500 \mu A,$ $V_{CC}f = V_{CC}s = V$	он = −500 μA, √ccf = Vccs = Vcc Min.			_	_	V															
VLKO	Flash Low Vcc Lock-Out Voltage		_			_	2.5	V															

^{*:} Vcc indicate lower of Vccf or Vccs


^{** :}During standby mode with $\overline{\text{CE1s}} = \text{Vccs} - 0.2 \text{ V}$, CE2s should be CE2s < 0.2V or CE2s > Vccs - 0.2 V

■ AC CHARACTERISTICS

• CE Timing

Parameter Symbols		Description	Test Se	etup	-10	Unit
JEDEC	Standard	-		-		
_	tccr	CE Recover Time	_	Min.	0	ns

• Timing Diagram for alternating SRAM to Flash



• Read Only Operations Characteristics (Flash)


	meter Ibols	Description	Test	-10 (Note)		Unit
JEDEC	Standard	•	Setup		Min. Max.	
tavav	t RC	Read Cycle Time	_	100	_	ns
tavqv	tacc	Address to Output Delay	CEf = VIL OE = VIL	_	100	ns
t ELQV	tcef	Chip Enable to Output Delay	OE = V _{IL}	_	100	ns
t GLQV	t oe	Output Enable to Output Delay	_	_	40	ns
t EHQZ	t DF	Chip Enable to Output High-Z	_	_	30	ns
t gHQZ	t DF	Output Enable to Output High-Z	_	_	30	ns
taxqx	tон	Output Hold Time From Addresses, CEf or OE, Whichever Occurs First	_	0	_	ns
_	t READY	RESET Pin Low to Read Mode	_	_	20	μs

Note: Test Conditions-Output Load: 1 TTL gate and 30 pF

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V

• Read Cycle (Flash)




• Erase/Program Operations (Flash)

Parameter Symbols		Description			Unit		
JEDEC	Standard	Desc	Description		Тур.	Max.	Unit
tavav	twc	Write Cycle Time		100	_	_	ns
t avwl	tas	Address Setup Time (WE to Addr.)		0	_	_	ns
t avel	tas	Address Setup Time (CEf to	o Addr.)	0	_	_	ns
twlax	t AH	Address Hold Time (WE to	Addr.)	50	_	_	ns
t ELAX	tан	Address Hold Time (CEf to	Addr.)	50	_	_	ns
t dvwh	tos	Data Setup Time		50	_	_	ns
twhox	t DH	Data Hold Time		0	_	_	ns
_	toes	Output Enable Setup Time		0	_	_	ns
		Outrot Frankla Hald Time	Read	0	_	_	ns
_	t oeh	Output Enable Hold Time	Toggle and Data Polling	10	_	_	ns
t GHEL	t GHEL	Read Recover Time Before	Write (OE to CEf)	0	_	_	ns
t GHWL	t GHWL	Read Recover Time Before	Write (OE to WE)	0	_	_	ns
twlel	tws	WE Setup Time (CEf to WE	WE Setup Time (CEf to WE)		_	_	ns
t ELWL	tcs	CEf Setup Time (WE to CE	CEf Setup Time (WE to CEf)		_	_	ns
t EHWH	twн	WE Hold Time (CEf to WE)	WE Hold Time (CEf to WE)		_	_	ns
twheh	tсн	CEf Hold Time (WE to CEf)		0	_	_	ns
twlwh	twp	Write Pulse Width		50	_	_	ns
t ELEH	t CP	CEf Pulse Width		50	_	_	ns
twhwL	t wph	Write Pulse Width High		30	_	_	ns
t ehel	t CPH	CEf Pulse Width High		30	_	_	ns
twhwh1	twhwh1	Programming Operation		_	16	_	μs
4	4	Contar France Operation (No	oto 4)	_	1	_	sec
t whwh2	t whwh2	Sector Erase Operation (No	ote i)	_	_	15	sec
_	tvcs	Vccf Setup Time		50	_	_	μs
_	t vlht	Voltage Transition Time (N	Voltage Transition Time (Note 2)		_	_	μs
_	tvidr	Rise Time to V _{ID} (Note 2)		500	_	_	ns
_	t RB	Recover Time from RY/BY		0	_	_	ns
_	t RP	RESET Pulse Width		500	l –	_	ns
_	t RH	RESET Hold Time Before F	Read	200	<u> </u>	_	ns
_	t EOE	Delay Time from Embedde	d Output Enable	-	<u> </u>	100	ns
_	t BUSY	Program/Erase Valid to RY/	BY Delay	_	_	90	ns

Note: 1. This does not include the preprogramming time.

2. This timing is for Sector Protection Operation.


• Write Cycle (WE control) (Flash)



Notes: 1. PA is address of the memory location to be programmed.


- 2. PD is data to be programmed at byte address.
- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence

• Write Cycle (CEf control) (Flash)




- 2. PD is data to be programmed at byte address.
- 3. \overline{DQ}_7 is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.


• AC Waveforms Chip/Sector Erase Operations (Flash)




• AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash)




• AC Waveforms for Toggle Bit during Embedded Algorithm Operations (Flash)




• RY/BY Timing Diagram during Write/Erase Operations (Flash)




• RESET, RY/BY Timing Diagram (Flash)



• Temporary Sector Unprotection (Flash)




• Extended Sector Protection (Flash)



• Read Cycle (SRAM)

Parameter Symbol	Parameter Description	Min.	Max.	Unit
t rc	Read Cycle Time	100	_	ns
t AA	Address Access Time	_	100	ns
t co1	Chip Enable (CE1s) Access Time	_	100	ns
tco2	Chip Enable (CE2s) Access Time	_	100	ns
toe	Output Enable Access Time	_	50	ns
tcoe	Chip Enable (CE1s Low and CE2s High) to Output Active	5	_	ns
t oee	Output Enable Low to Output Active	0	_	ns
top	Chip Enable (CE1s High or CE2s Low) to Output High-Z	_	40	ns
topo	Output Enable High to Output High-Z	_	40	ns
tон	Output Data Hold Time	10	_	ns

• Read Cycle (Note 1) (SRAM)




Note: 1. WE remains HIGH for the read cycle.

• Write Cycle (SRAM)

Parameter Symbol	Parameter Description	Min.	Max.	Unit
twc	Write Cycle Time	100	_	ns
t wp	Write Pulse Width	60	_	ns
t cw	Chip Enable to End of Write	80	_	ns
t AS	Address Setup Time	0	_	ns
t wr	Write Recovery Time	0	_	ns
todw	WE Low to Output High-Z	_	40	ns
toew	WE High to Output Active	0	_	ns
tos	Data Setup Time	40	_	ns
t DH	Data Hold Time	0	_	ns


• Write Cycle (Note 4) (WE control) (SRAM)



Notes: 2.If CE1s goes LOW (or CE2s goes HIGH) coincident with or after WE goes LOW, the output will remain at high impedance.

- 3.If CE1s goes HIGH (or CE2s goes LOW) coincident with or before WE goes HIGH, the output will remain at high impedance.
- 4.If $\overline{\text{OE}}$ is HIGH during the write cycle, the outputs will remain at high impedance.
- 5.Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.


• Write Cycle (Note 4) (CE1s control) (SRAM)



Notes: 2.If CE1s goes LOW (or CE2s goes HIGH) coincident with or after WE goes LOW, the output will remain at high impedance.

- 3.If CE1s goes HIGH (or CE2s goes LOW) coincident with or before WE goes HIGH, the output will remain at high impedance.
- 4.If $\overline{\text{OE}}$ is HIGH during the write cycle, the outputs will remain at high impedance.
- 5.Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

• Write Cycle (Note 4) (CE2s Control) (SRAM)



Notes: 2.If CE1s goes LOW (or CE2s goes HIGH) coincident with or after WE goes LOW, the output will remain at high impedance.

- 3.If CE1s goes HIGH (or CE2s goes LOW) coincident with or before WE goes HIGH, the output will remain at high impedance.
- 4.If OE is HIGH during the write cycle, the outputs will remain at high impedance.
- 5.Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

■ ERASE AND PROGRAMMING PERFORMANCE (Flash)


Parameter	Limits			Unit	Comment
Parameter	Min.	Тур.	Max.	Unit	Comment
Sector Erase Time	_	1	15	sec	Excludes programming time prior to erasure
Programming Time	_	16	5,200	μs	Excludes system-level overhead
Chip Programming Time	_	16.8	100	sec	Excludes system-level overhead
Erase/Program Cycle	100,000	_	_	cycles	

■ DATA RETENTION CHARACTERISTICS (SRAM)


Parameter Symbol	Parameter Description		Min.	Тур.	Max.	Unit
V _{DH}	Data Retention Supply Voltage		2.0	_	3.6	V
lana	Oto a alle a Common t	V _{DH} = 3.0 V	_	_	50*	μΑ
IDDS2 Standby Current	Standby Current	V _{DH} = 3.6 V	_	_	60	μΑ
tcdr	Chip Deselect to Data Retention Mode Time		0	_	_	ns
t R	Recovery Time		5	_	_	ms

^{* : 5} μ A (Max.) at T_A = -20°C to +40°C

• CE1s Controlled Data Retention Mode (Note 1)



• CE2s Controlled Data Retention Mode (Note 3)



- Notes: 1. In CETs controlled data retention mode, input level of CE2s should be fixed Vccs to Vccs-0.2V or Vss to 0.2V during data retention mode. Other input and input/output pins can be used between -0.3V to Vccs+0.3V.
 - 2. When CE1s is operating at the V_{IH} min. level (2.2 V), the standby current is given by I_{SB1}s during the transition of V_{CCS} from 3.6 to 2.2 V.
 - 3. In CE2s controlled data retention mode, input and input/output pins can be used between -0.3V to Vccs+0.3V.

■ PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	T.B.D	T.B.D	pF
Соит	Output Capacitance	Vоит = 0	T.B.D	T.B.D	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	T.B.D	T.B.D	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz


■ HANDLING OF PACKAGE

Please handle this package carefully since the sides of packages are right angle.


■ CAUTION

- 1)The high voltage (VID) can not apply to address pins and control pins except RESET. Therefore, it can not use autoselect and sector protect function by applying the high voltage (VID) to specific pins.
- 2)For the sector protection, since the high voltage (VID) can be applied to the RESET, it can be protected the sector useing "Extended sector protect" command.

■ PACKAGE



■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9805

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.