

## On-Chip LCD Drivers for Small-Scale Control in

 Medium-Speed Applications
## Overview

The LC5852N is a high-performance four-bit single-chip built-in LCD driver microprocessor that provides a variety of attractive features including low-voltage operation and low power dissipation. The LC5852N was developed as an upwardly compatible version of the LC5851N and provides a ROM capacity increased from 1024 to 2048 15bit words and a RAM capacity increased from $64 \times 4$ bits to $128 \times 4$ bits.

## Applications

- System control and LCD display in cameras, radios and similar products
- System control and LCD display in miniature electronic test equipment and consumer health maintenance products
- The LC5852N is optimal for end products with LCD displays and, in particular, for battery operated products.


## Package Dimensions

unit: mm
3057-QIP64A


## Features

The LC5852N is an upwardly compatible version of the LC5851N and, as such, has the following features.

- Extremely broad allowable operating ranges

| Power supply option | Cycle time | Power supply voltage range | Note |
| :--- | :--- | :--- | :--- |
| EXT-V | $10 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{SS}^{2}}=-4.0$ to -5.5 V | When using an 800 kHz ceramic resonator |
| EXT-V | $20 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{SS}^{2}}=-4.0$ to -5.5 V | When using a 400 kHz ceramic resonator |
| EXT-V | $61 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{SS}^{2}=-2.3 \text { to }-5.5 \mathrm{~V}} \quad$ When using a 65 kHz crystal oscillator |  |
| EXT-V | $122 \mu \mathrm{~s}, 244 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{SS}}{ }^{2}=-2.0$ to -5.5 V | When using a 32 kHz crystal oscillator |
| Li | $122 \mu \mathrm{~s}, 244 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{SS}}{ }^{2}=-2.6$ to $-3.6 \mathrm{~V} *$ | When using a 32 kHz crystal oscillator |
| Ag | $122 \mu \mathrm{~s}, 244 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{SS}} 1=-1.3$ to -1.65 V | When using a 32 kHz crystal oscillator |

Note: * When the backup flag is set, the BAK pin is shorted to $\mathrm{V}_{\mathrm{SS}} 2$. (See the user's manual for details.)

- Low current drain
- Ceramic oscillator (CF):
- Crystal oscillator (Xtal):
- Crystal oscillator (Xtal):
$400 \mathrm{kHz}(5.0 \mathrm{~V})$
32 kHz (1.5 V, Ag specifications)

32 kHz (3.0 V, Li specifications)

HALT mode (typical)
$150 \mu \mathrm{~A}$
$2.0 \mu \mathrm{~A}$ (for LCD biases other than $1 / 3$ )
$3.5 \mu \mathrm{~A}$ (for an LCD bias of $1 / 3$ )
$1.0 \mu \mathrm{~A}$ (for LCD biases other than $1 / 3$ )
$5.0 \mu \mathrm{~A}$ (for an LCD bias of $1 / 3$ )

- Timer functions
- One six-bit programmable timer
- Time base timer (for clock applications)
- Standby functions
- Clock standby function (HALT mode) The LC5852N provides a halt function that reduces power dissipation. In halt mode, only the oscillator, divider and LCD driver circuits operate. All other internal operations are stopped. This mode allows the LC5852N to easily implement a low-power clock function.
- Full standby function (HOLD mode)
- HALT mode is cleared by two external factors and two internal factors.
- Improved I/O functions
- External interrupt pins
— Input pins that can clear HALT mode (up to 9 pins)
- Input ports with software controllable input resistors: up to 8 pins
- Input ports with built-in floating prevention circuits: up to 8 pins
- LCD drivers; common: segment pins:

4 pins,
25 pins

- General-purpose I/O ports:

8 pins

- General-purpose inputs:

9 pins
— General-purpose outputs (1): 6 pins (ALM pin, LIGHT pin)

- General-purpose outputs (2):

25 pins
(when all 25 LCD segment ports are used as generalpurpose outputs)

- Pseudo-serial output port: 1 set
(Three pins: output, BUSY, clock)


## Function Overview

- Program ROM: $2048 \times 15$ bits
- On-chip RAM: $128 \times 4$ bits
- All instructions execute in a single cycle
- HALT mode clear and interrupt functions (External factors)
Changes in the S and M port input signals
Changes in the INT pin input signal (Internal factors)
Overflow from the clock divider circuit
Timer underflow
- Subroutines can be nested up to four levels (including interrupts)
- Powerful hardware to improve processing capabilities
- On-chip segment PLA circuit and segment decoder: The LCD driver outputs can handle LCD panel segment display without incurring software overhead.
- All LCD driver output pins can be switched to be used as output ports.
- One six-bit programmable timer
- Part of the RAM area can be used as a working area.
- Built-in clock oscillator and 15-stage divider (also used for LCD alternation signal generation)
- Highly flexible LCD panel drive output pins (25)

Supported Maximum number Required drive types of segments common pins
$1 / 3$ bias— $1 / 4$ duty...... 100 segments .......... 4 pins
$1 / 3$ bias- $1 / 3$ duty ...... 75 segments ............ 3 pins
$1 / 2$ bias— $1 / 4$ duty...... 100 segments .......... 4 pins
$1 / 2$ bias- $1 / 3$ duty...... 75 segments ............ 3 pins
$1 / 2$ bias- $1 / 2$ duty ...... 50 segments ............. 2 pins
Static
25 segments
.1 pin

- The LCD output pins can be converted to use as general-purpose output pins.
CMOS type: $\quad 25$ pins (maximum)
p-channel open drain type: 3 pins (maximum)
- An oscillator appropriate for the system specifications can be selected.
32 or 65 kHz crystal oscillator, or
400 or 800 kHz ceramic oscillator


## Delivery formats

QIP-64A or chip product

## Pin and Pad Assignment

Chip size: $4.19 \times 3.66 \mathrm{~mm}$
Pad size: $\quad 120 \times 120 \mu \mathrm{~m}$
Chip thickness: $480 \mu \mathrm{~m}$ (chip specification products)


| Pin <br> No. | Pad <br> No. | Symbol | Coordinates |  | Pin <br> No. | Pad No. | Symbol | Coordinates |  | Pin <br> No. | Pad <br> No. | Symbol | Coordinates |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | X $\mu \mathrm{m}$ | Y $\mu \mathrm{m}$ |  |  |  | X $\mu \mathrm{m}$ | Y $\mu \mathrm{m}$ |  |  |  | X $\mu \mathrm{m}$ | Y $\mu \mathrm{m}$ |
| 40 | 1 | $\mathrm{V}_{\text {DD }}$ | 1899 | 138 | 63 | 24 | M2 | -1247 | 1630 | 17 | 47 | Seg07 | -1033 | -1630 |
| 41 | 2 | BAK | 1899 | 358 | 64 | 25 | M3 | -1427 | 1630 | 18 | 48 | Seg08 | -853 | -1630 |
| 42 | 3 | $\mathrm{V}_{\text {SS }} 1$ | 1899 | 538 | 1 | 26 | M4 | -1899 | 1630 | 19 | 49 | Seg09 | -673 | -1630 |
| 43 | 4 | $\mathrm{V}_{\text {SS }}{ }^{2}$ | 1899 | 718 | 2 | 27 | TESTA | -1899 | 1450 | 20 | 50 | Seg10 | -493 | -1630 |
| 44 | 5 | ALM | 1899 | 898 | 3 | 28 | TEST | -1899 | 1270 | 21 | 51 | Seg11 | -313 | -1630 |
| 45 | 6 | LIGHT | 1899 | 1078 | 4 | 29 | CUP1 | -1899 | 1090 | 22 | 52 | Seg12 | -133 | -1630 |
| 46 | 7 | S4 | 1899 | 1258 | 5 | 30 | CUP2 | -1899 | 910 | 23 | 53 | Seg13 | 46 | -1630 |
| 47 | 8 | S3 | 1899 | 1438 | 6 | 31 | S2 | -1899 | 730 | 24 | 54 | COM4 | 226 | -1630 |
| 48 | 9 | I/O A1 | 1899 | 1630 | 7 | 32 | S1 | -1899 | 550 | 25 | 55 | Seg14 | 459 | -1630 |
| 49 | 10 | I/O A2 | 1595 | 1630 | - | 33 | $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | -1899 | 370 | 26 | 56 | Seg15 | 639 | -1630 |
| 50 | 11 | I/O A3 | 1415 | 1630 | 8 | 34 | OSC-IN | -1899 | 190 | 27 | 57 | Seg16 | 819 | -1630 |
| 51 | 12 | I/O A4 | 1235 | 1630 | - | 35 | 10P | -1899 | 10 | 28 | 58 | Seg17 | 999 | -1630 |
| 52 | 13 | I/O B1 | 1055 | 1630 | 9 | 36 | OSC-OUT | -1899 | -169 | 29 | 59 | Seg18 | 1179 | -1630 |
| 53 | 14 | I/O B2 | 875 | 1630 | 10 | 37 | COM1 | -1899 | -349 | 30 | 60 | Seg19 | 1359 | -1630 |
| 54 | 15 | I/O B3 | 695 | 1630 | - | 38 | COM4 | -1899 | -529 | 31 | 61 | Seg20 | 1539 | -1630 |
| 55 | 16 | I/O B4 | 515 | 1630 | 11 | 39 | Seg01 | -1899 | -709 | 32 | 62 | Seg21 | 1719 | -1630 |
| 56 | 17 | RES | 253 | 1630 | 12 | 40 | Seg02 | -1899 | -889 | 33 | 63 | Seg22 | 1899 | -1630 |
| 57 | 18 | INT | 73 | 1630 | 13 | 41 | Seg03 | -1899 | -1069 | 34 | 64 | Seg23 | 1899 | -954 |
| 58 | 19 | P1 | -107 | 1630 | 14 | 42 | Seg04 | -1899 | -1249 | 35 | 65 | Seg24 | 1899 | -774 |
| 59 | 20 | P2 | -287 | 1630 | 15 | 43 | Seg05 | -1899 | -1429 | 36 | 66 | Seg25 | 1899 | -594 |
| 60 | 21 | P3 | -707 | 1630 | 16 | 44 | Seg06 | -1899 | -1609 | 37 | 67 | COM3 | 1899 | -414 |
| 61 | 22 | P4 | -887 | 1630 | - | 45 | TEST | -1553 | -1630 | 38 | 68 | COM2 | 1899 | -234 |
| 62 | 23 | M1 | -1067 | 1630 | - | 46 | TEST | -1373 | -1630 | 39 | 69 | $\mathrm{V}_{\text {SS }}{ }^{3}$ | 1899 | -54 |

Note: 1. The pin numbers are those for the QIP-64A mass production package.
2. The pad coordinates given above take the center of the chip as the origin and specify the center of the pad.
3. TESTA pin (pin 2) in the QIP-64A product must be connected to the minus side of the power supply.
4. TEST pin (pin 3) in the QIP-64A product must be left open.
5. Pad 27 in the chip product must either be connected to the minus side of the power supply or left open.
6. Pads 28,45 and 46 in the chip product must be left open.
7. If the chip product is used, the substrate must be connected to $\mathrm{V}_{\mathrm{DD}}$.
8. Do not use dip-soldering techniques to mount the QIP-64A package product.

## System Block Diagram



## LC5852N System Block Diagram

| AC: | Accumulator |
| :--- | :--- |
| ALU: | Arithmetic and logic unit |
| INT CTL: | Interrupt control circuit |
| PC: | Program counter |
| TM: | Preset timer (6 bits) |
| IR: | Instruction register |
| HALT: | Intermittent control circuit |
| SCG: | System clock generator |
| STS1: | Status register 1 |
| STS2: | Status register 2 |
| STS3: | Status register 3 |

CF: Carry flag
BCF: Backup flag
SCF1: M port flag
SCF2: STS3 flag
SCF3: $\quad$ S port flag
SCF4: INT signal change flag
SCF5: Timer overflow flag
ø15: $\quad$ Contents of the fifteenth stage of the divider circuit
SCF7: Divider circuit overflow flag

LC5852N

## Pin Functions

| Pin | I/O | QIP-64 <br> Pin No. | Function | Option | At reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | - | 40 | Power supply plus side |  |  |
| BAK | - | 41 | LSI internal logic block minus power supply In Li specification products, connect a capacitor between BAK and $\mathrm{V}_{\mathrm{DD}}$ to prevent incorrect operation. |  | Backup flag set Backup flag cleared (depending on the power supply option) |
| $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{1} \\ & \mathrm{~V}_{\mathrm{SS}^{2}} \\ & \mathrm{~V}_{\mathrm{SS}^{3}} \end{aligned}$ | - | $\begin{aligned} & 42 \\ & 43 \\ & 39 \end{aligned}$ | Power supply minus side <br> - External component connections differ depending on mask options and other factors. <br> In products for Ag use, connect $\mathrm{V}_{\mathrm{SS}} 1$ to the power supply minus side. In other products, connect $\mathrm{V}_{\mathrm{SS}} 2$ to the power supply minus side. <br> - The pins other than the minus pin are used for the LCD driver power supply. | - Ag specifications <br> - Li specifications <br> - EXT-V specifications |  |
| $\begin{aligned} & \text { CUP1 } \\ & \text { CUP2 } \end{aligned}$ | - | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | Connections for the LCD drive voltage boost (cut) capacitor. |  |  |
| OSC-IN | Input | 8 |  | - Crystal oscillator use (XT option) <br> - Ceramic resonator |  |
| OSC-OUT | Output | 9 | Used for real-time clock and the system clock. | The CF option can only be specified for EXT-V specification products. |  |
| 10P | - | - | Connected to OSC-IN or OSC-OUT and used for the oscillator phase compensation capacitor. Can only be used in the chip product. |  |  |
| $\begin{aligned} & \text { S1 } \\ & \text { S2 } \\ & \text { S3 } \\ & \text { S4 } \end{aligned}$ | Input | $\begin{gathered} 7 \\ 6 \\ 47 \\ 46 \end{gathered}$ | Dedicated input port <br> - Includes either a $\varnothing 10(32 \mathrm{~ms})$, $\varnothing 8(8 \mathrm{~ms})$, or $\varnothing 2(2 \mathrm{~ms})$ chattering exclusion circuit (PLA mask option). <br> * These values are for the case where a 32.768 kHz crystal is used. <br> - Pull-down resistors are built in. | Inclusion (or exclusion) of a low level hold transistor | The pull-down resistor transistor is on. |
| M1 <br> M2 <br> M3 <br> M4 | Input | $\begin{gathered} 62 \\ 63 \\ 64 \\ 1 \end{gathered}$ | Dedicated input port <br> - Input connections for acquiring data to internal RAM <br> - Pull-down resistors are built in. | Inclusion (or exclusion) of a low level hold transistor | The pull-down resistor transistor is on. |
| I/O A1 <br> I/O A2 <br> I/O A3 <br> I/O A4 | I/O | $\begin{aligned} & 48 \\ & 49 \\ & 50 \\ & 51 \end{aligned}$ | I/O port <br> - Input connections for acquiring data to internal RAM <br> - Output connections for data output from internal RAM <br> - The input or output state can be switched by two instructions. |  | Input mode |
| $\begin{aligned} & \text { I/O B1 } \\ & \text { I/O B2 } \\ & \text { I/O B3 } \\ & \text { I/O B4 } \end{aligned}$ | I/O | $\begin{aligned} & 52 \\ & 53 \\ & 54 \\ & 55 \end{aligned}$ | I/O port <br> - Input connections for acquiring data to internal RAM <br> - Output connections for data output from internal RAM <br> - The input or output state can be switched by two instructions. |  | Input mode |
| $\begin{aligned} & \text { P1 } \\ & \text { P2 } \\ & \text { P3 } \\ & \text { P4 } \end{aligned}$ | Output | $\begin{aligned} & 58 \\ & 59 \\ & 60 \\ & 61 \end{aligned}$ | Output port <br> - Output connections for data output from internal RAM |  | Either a high- or low-level output. (Undefined) |
| ALM | Output | 44 | Dedicated output <br> This pin can output a signal modulated either at 4 kHz or 2 kHz , or at 4 kHz or 1 kHz under program control. Alternatively, an unmodulated signal can be output. <br> * These values are for the case where a 32.768 kHz crystal is used. | - Modulated signals ( $4 \mathrm{kHz}, 2 \mathrm{kHz}$, or unmodulated) <br> - Modulated signals ( $4 \mathrm{kHz}, 1 \mathrm{kHz}$, or unmodulated) | Low-level output |
| LIGHT | Output | 45 | Dedicated output <br> This pin can drive a power transistor. |  | Low-level output |

Continued on next page.

## LC5852N

Continued from preceding page.

| Pin | I/O | $\begin{aligned} & \text { QIP-64 } \\ & \text { Pin No. } \end{aligned}$ | Function |  |  |  |  | Option | At reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES | Input | 56 | LSI internal reset input <br> - Reset can be performed on either a high or low input level. <br> - Built-in pull-up or pull-down resistor <br> Note: The applied signal must be held for at least $500 \mu \mathrm{~s}$. |  |  |  |  | Pull-up or pull-down resistor selection |  |
| INT | Input | 57 | External interrupt request input <br> - Interrupt detection can be performed for either falling or rising edges. <br> - Built-in pull-up or pull-down resistor |  |  |  |  | - Pull-up or pulldown resistor selection <br> - Signal change type (rising or falling) selection |  |
| TESTA | Input | 2 | Test input <br> - QIP-64 products: connect to the power supply - side <br> - Chip products: Leave open or connect to the power supply - side |  |  |  |  |  |  |
| TEST | - | 3 | Test input <br> This pin must be left open. (It cannot be used in user systems.) |  |  |  |  |  |  |
| Seg1 Seg2 to Seg25 | Output | $\begin{gathered} 11 \\ 12 \text { to36 } \end{gathered}$ | - LCD drive/general-purpose output pins <br> - LCD drive <br> I STATIC <br> II $1 / 2$ bias $-1 / 2$ duty <br> III $1 / 2$ bias $-1 / 3$ duty <br> IV $1 / 2$ bias $-1 / 4$ duty <br> V $1 / 3$ bias $-1 / 3$ duty <br> VI $1 / 3$ bias $-1 / 4$ duty <br> Items I to V are specified as master options. <br> - General-purpose output mode (CMOS output) <br> - LCD/general-purpose output control under program control is disabled by adoption of the segment PLA. <br> - Arbitrary combinations of LCD drive and general purpose outputs are possible. |  |  |  |  | - Switching between LCD drive outputs and generalpurpose outputs <br> - LCD drive method switching <br> - STATIC <br> - $1 / 2$ bias $1 / 2$ duty <br> - $1 / 2$ bias - <br> $1 / 3$ duty <br> - $1 / 2$ bias - <br> $1 / 4$ duty <br> - $1 / 3$ bias - <br> $1 / 3$ duty <br> - $1 / 3$ bias - <br> $1 / 4$ duty <br> - General-purpose outputs <br> - CMOS | - LCD drive <br> - All segments lit <br> - All segments off <br> * Set by a mask option <br> - General-purpose outputs <br> - High level <br> - Low level <br> * Set by a mask option |
| $\begin{aligned} & \text { COM1 } \\ & \text { COM2 } \\ & \text { COM3 } \\ & \text { COM4 } \end{aligned}$ | Output | $\begin{aligned} & 10 \\ & 38 \\ & 37 \\ & 24 \end{aligned}$ | LCD common These pins ar used. <br> (Note that the used for the a <br> Note: An $\times$ in with tha LCD driv produc (The al | arity dr ed as are typi nation <br> 32 Hz <br> tes tha driv ype. D at use ation fr | dependin <br> cifications <br> cy.) <br> $1 / 2$ duty <br> O <br> O <br> $\times$ <br> $\times$ <br> 32 Hz <br> rrspondin od. <br> se hold m d driver. <br> y signal | the LCD <br> 32.768 kHz <br> $1 / 3$ duty <br> ○ <br> O <br> O <br> $\times$ <br> 42.7 Hz <br> mmon pin <br> in CF spe <br> ped in h | method $1 / 4$ duty 0 0 0 0 |  |  |

## Application Circuit Examples

1. Representative application for Ag specification products ( $1 / 3$ bias - $1 / 4$ duty)

2. Representative application for lithium specification products ( $1 / 2$ bias $-1 / 4$ duty)

3. Representative application for EXT-V specification products ( $1 / 2$ bias - $1 / 4$ duty)


## Oscillator Circuit Options

Option

## Crystal Oscillator Options

Option

## INT Pin Options

| Option | Circuit Form | Note |
| :---: | :---: | :---: |
| Pull-up resistor, pull-down resistor, or resistor open selection |  | Built-in resistor selection <br> - Use of the pull-up resistor <br> - Use of the pull-down resistor <br> - Open |
| Rising edge, falling edge detection selection |  | Signal change edge detection selection <br> - Rising edge detection <br> - Falling edge detection |

## RES Pin Options

| Option | Circuit Form | Note |
| :---: | :---: | :---: | :---: |
| Pull-up resistor, <br> pull-down resistor, or <br> resistor open and <br> level selection | RES |  |

Input Port Options

| Option | Circuit Form | Note |
| :---: | :---: | :---: |
| Use of the hold transistor (low level hold transistor) |  | This option can be specified individually for each pin in S1 to S4 and M1 to M4. <br> When use of the hold transistor is selected: <br> - This transistor is used to reduce the current drain in the pull-up or pull-down resistor when, for example, a push-button switch is used for S1 or a slide switch is used for S2. <br> - When the input open specifications are used, this transistor turns the resistor on prior to reading the input value and then turns the resistor off after the input value is read. If the input is floating when read, the low-level input hold transistor will operate and hold that level. |
| Hold transistor unused (open) |  | When the hold transistor is unused: <br> - The pull-down transistor can be used as a pull-down resistor. <br> - The pull-down transistor can be turned on and off under program control. <br> - The pull-down resistor can be used in the on state without change. <br> - Select the unused option if the input is connected to an external control signal line that will never go to the floating state. <br> - On reset <br> - The resistor will be in the on state during the reset period. <br> - The resistor will keep up the on state when reset is cleared. |

The use of the low level hold transistor can be specified individually for each pin in the S 1 to S 4 and M 1 to M 4 ports.

1. The $S$ port includes independent (in bit units) chattering exclusion circuits with periods of $\varnothing 10, \emptyset 8$, or $\varnothing 6$.
2. The M port includes chattering exclusion circuits that operate for halt mode clear request signals.

These circuits exclude chattering for periods of $\varnothing 10, \varnothing 8$, or $\varnothing 6$ when three of the ports are at the low level and a signal change occurs on the remaining port.

## LCD Output Options

| Option |  |
| :--- | :--- |
| LCD drive | - Used as LCD segment drive pins <br> - The LCD drive type is specified independently. <br> The LCD drive type is common to all LCD drive pins and can be selected from the following set: <br> static, $1 / 2$ bias— $1 / 2$ duty, $1 / 2$ bias— $1 / 3$ duty, $1 / 2$ bias— $1 / 4$ duty, $1 / 3$ bias- $1 / 3$ duty, or $1 / 3$ bias— $1 / 4$ duty. |
| CMOS output port | - General-purpose CMOS output ports |
| P-channel open-drain <br> output port | - General-purpose p-channel open-drain output ports <br> This option can be specified for three specific ports using PLA option specification. <br> Available ports...Pads 64 to 66 (pins 34 to 36 ) |

## Mask Option Overview

1. Power supply specification selection

- Ag (Silver battery/1.5 V) specifications
- Li (Lithium battery/3.0 V) specifications
- EXT-V specifications (the operating voltage range depends on the oscillator used)

2. Oscillator selection

- Crystal oscillator ( 32.768 kHz )
- Crystal oscillator ( 65.536 kHz )
- Ceramic oscillator

3. LCD drive

- Static
- $1 / 2$ bias- $1 / 2$ duty
- $1 / 2$ bias- $1 / 3$ duty
- $1 / 2$ bias- $1 / 4$ duty
- $1 / 3$ bias- $1 / 3$ duty
- $1 / 3$ bias- $1 / 4$ duty

Note: The LCD ports can all be used as general-purpose outputs. In this case, specify the "UNUSE" option.
6. LCD alternation frequency

- SLOW (OSC/2048)
- TYP (OSC/1024)
- FAST (OSC/512)
- STOP

5. S port low-level hold transistor

- Level hold transistor present
- No level hold transistor

6. M port low-level hold transistor

- Level hold transistor present
- No level hold transistor

7. S and M port chattering exclusion frequency

- SLOW (OSC/1024)
- TYP (OSC/256)
- FAST (OSC/64)

8. INT pin resistor selection and signal edge type selection

- Pull-up resistor (negative)
- Pull-down resistor (positive)
- Open (negative)
- Open (positive)

9. External reset

- RES pin
- Simultaneous input to S1 through S4

10. RES pin

- Pull-up resistor (low-level reset)
- Pull-down resistor (high-level reset)
- Open (low-level reset)
- Open (high-level reset)

11. Power-on reset function (internal reset)

- USE
- UNUSE

12. Timer input clock

- SLOW (OSC/512)
- FAST (OSC/8)

13. Alarm modulation base frequency

- SLOW (OSC/8, OSC/32)
- TYP (OSC/8, OSC/16)

14. Cycle time

- SLOW (OSC/8)
- FAST (OSC/4)

Note: Specify "SLOW" for this option if a ceramic oscillator is used.

Internal Register Functions

| Symbol | R/W | Function |  |  |  |  |  |  |  |  |  |  |  | Initialization value at reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC | - | Program counter <br> The PC is an 11-bit counter that specifies the program memory (ROM) address of the next instruction to be executed. <br> Normally, the PC is incremented on each instruction execution, from 000H to 7FFH. However, when a branch or subroutine call is executed, or when an interrupt or initializing reset occurs, the PC is set to a value corresponding to the particular operation. The table below shows how the PC is set for these operations. |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Operation PC | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |  |
|  |  | Initializing reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
|  |  | INT pin external interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
|  |  | S or M port external interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |
|  |  | Timer internal interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  |
|  |  | Divider internal interrupt | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |
|  |  | Unconditional jump (JMP) | Page | P9 | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |  |
|  |  | Conditional jump (BAB0, BAB1, BAB2, BAB3, BAZ, BANZ, BCH, BCNH) | Page | P9 | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |  |
|  |  | Subroutine call instruction (CALL) | Page | P9 | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |  |
|  |  | Return instruction <br> (RTS, RTSR) | CALL address + 1 |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Page: ROM paging performed in 1024 word pages <br> Pages are specified with the SF and RF instructions. <br> P0 - P9: Instruction code bits (immediate data) |  |  |  |  |  |  |  |  |  |  |  |  |
| ROM | R/O | Program memory <br> The on-chip ROM consists of 2048 15-bit words and holds the user programs to be executed. |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Program memory <br> The on-chip ROM consists of 2048 15-bit words and holds the user programs to |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RAM | R/W | Data memory <br> The on-chip RAM consists of 128 4-bit digits of static RAM in two pages with 64 4-bit digits per page. <br> This RAM has the following features: <br> - RAM addresses can be specified directly (immediate addressing) as values in the range 00 H to 3 FH . <br> - Arithmetic operations can be performed between the AC and any RAM location. <br> - Due to the provision of the segment PLA circuit, RAM dedicated to display is not required. <br> - RAM locations 38 H to 3 FH have a function that allows direct arithmetic operations with other data without using the AC. <br> - The AC is used for RAM input, i.e., writing. |  |  |  |  |  |  |  |  |  |  |  | Undefined |

Continued from preceding page.

| Symbol | R/W | Function | Initialization value at reset |
| :---: | :---: | :---: | :---: |
| RAM | R/W | A) $\square$ <br> B) $\square$1 1 1  W2 W1 H0 : For the 16 instructions ADDI through ORI* : For the MRW W, P and the MWR P, W instructions | Undefined |
| AC | R/W | Accumulator | Undefined |
| STACK | R/W | Stack pointer <br> The stack consists of four 13-bit words supporting subroutine calls and interrupts up to four levels deep. <br> P0 to P10: Program counter (PC) <br> APG: RAM page flag <br> OPG: ROM page flag | 01H |
| APG | R/W | RAM page flag <br> The RAM page flag is a single bit that allows the RAM to be expanded to two pages, where a single RAM page is $64 \times 4$ bits. | OOH |
| OPG | R/W | ROM page flag <br> The ROM page flag is a single bit that allows the ROM to be expanded to two pages, where a single ROM page is $1024 \times 15$ bits. | OOH |
| TIM | W | Timer counter <br> The timer is a 6-bit down counter. <br> The timer is set from immediate data in an instruction. | Undefined |

Continued on next page.

Continued from preceding page.

| Symbol | R/W | Function | Initialization value at reset |
| :---: | :---: | :---: | :---: |
| STS1 | R/W | Status register 1 (STS1) <br> Status register 1 is a four-bit register whose bits are used as shown below. <br> * The test flags cannot be used by application programs. | 00H |
| STS2 | R/O | Status register 2 (STS2) <br> Status register 2 is a four-bit register whose bits are used as shown below. <br> SCF1: Set when there was a change in an M port signal (when enabled by an SSW instruction). <br> SCF2: Set when any bit in STS3 is set. <br> SCF3: Set when there was a change in an S port signal (when enabled with an SSW instruction). | Undefined |
| STS3 | R/O | Status register 3 (STS3) <br> Status register 3 is a four-bit register whose bits are used as shown below. <br> SCF4: Set when there was a change in the INT pin signal (when enabled by an SIC instruction). <br> SCF5: Timer underflow (when enabled by an SIC instruction) <br> SCF4: Divider overflow (when enabled by an SIC instruction) | Undefined |

LC5852N

## Specifications

These electrical specifications are provisional and subject to change.

## EXT-V Specifications

## Absolute Maximum Ratings at $\mathbf{V}_{\text {DD }}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions/Pins | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{S S} 1$ |  | -7.0 |  | +0.3 | V |
|  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}$ |  | -7.0 |  | +0.3 | V |
|  | $V_{S S}{ }^{3}$ | LCD drive method (1/3 bias) | -8.5 |  | +0.3 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ | LCD drive method (Any method other than 1/3 bias) | -7.0 |  | +0.3 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }} 1$ | S1 to 4, M1 to 4, I/OA1 to 4 , I/OB1 to 4 , INT, RES, OSCIN, 10P, TESTA (with I/OA1 to 4 and I/OB1 to 4 in input mode, 10P is for chip products) | $\mathrm{V}_{S S}{ }^{2}-0.3$ |  | +0.3 | V |
| Maximum output voltage | $\mathrm{V}_{\text {OUT }}{ }^{1}$ | ALM, LIGHT, P1 to 4, CUP2, OSCOUT, TEST, I/OA1 to 4, I/OB1 to 4 <br> (with I/OA and I/OB in output mode) | $\mathrm{V}_{S S}{ }^{2}-0.3$ |  | +0.3 | V |
|  | $\mathrm{V}_{\text {OuT }}{ }^{2}$ | SEGOUT, COM1 to 4, CUP1 | $\mathrm{V}_{\text {SS }}{ }^{3}$ |  |  | V |
| Operating temperature | Topr |  | -20 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -30 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathbf{T a}=-20$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions/Pins |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{S S} 1$ | 32 kHz crystal oscillator specifications |  | -5.5 |  | -1.3 | V |
|  | $\mathrm{V}_{S S}{ }^{2}$ |  |  | -5.5 |  | -2.0 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ |  |  | -8.25 |  | -2.0 | V |
| Supply voltage | $\mathrm{V}_{\text {SS }} 1$ | 65 kHz crystal oscillator specifications |  | -5.5 |  | -1.3 | V |
|  | $\mathrm{V}_{S S}{ }^{2}$ |  |  | -5.5 |  | -2.3 | V |
|  | $\mathrm{V}_{S S}{ }^{3}$ |  |  | -8.25 |  | -2.3 | V |
| Supply voltage | $\mathrm{V}_{S S} 1$ | External input used |  | -5.5 |  | -1.7 | V |
|  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}$ |  |  | -5.5 |  | -3.5 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ |  |  | -8.25 |  | -3.5 | V |
| Supply voltage | $\mathrm{V}_{\text {SS }} 1$ | 400 kHz CF specifications |  | -5.5 |  | -2.0 | V |
|  | $\mathrm{V}_{S S}{ }^{2}$ |  |  | -5.5 |  | -4.0 | V |
|  | $\mathrm{V}_{S S}{ }^{3}$ |  |  | -8.25 |  | -4.0 | V |
| Input high level voltage | $\mathrm{V}_{\mathrm{IH}^{1}}$ | All input ports except OSCIN |  | $0.3 \times \mathrm{V}_{\text {S }}{ }^{2}$ |  | 0 | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }}{ }^{1}$ |  |  | $\mathrm{V}_{S S^{2}}$ |  | $0.7 \times \mathrm{V}_{\text {SS }}{ }^{2}$ | V |
| Input high level voltage | $\mathrm{V}_{\mathrm{HH}}{ }^{2}$ | OSCIN pin, when external input used, Figure 8 |  | $0.2 \times \mathrm{V}_{\text {S }}{ }^{2}$ |  | 0 | V |
| Input low level voltage | $\mathrm{V}_{\mathrm{IL}}{ }^{2}$ |  |  | $\mathrm{V}_{S S^{2}}$ |  | $0.8 \times \mathrm{V}_{\text {SS }}{ }^{2}$ | V |
| Operating frequency | fopg1 | $\mathrm{V}_{S S}{ }^{2}=-2.0$ to -5.5 V | OSCIN/OSCOUT, 32 kHz crystal oscillator, Figure 2 | 32 |  | 33 | kHz |
| Operating frequency | fopg2 | $\mathrm{V}_{S S}{ }^{2}=-2.3$ to -5.5 V | OSCIN/OSCOUT, <br> 65 kHz crystal oscillator, Figure 2 | 60 |  | 66 | kHz |
| Operating frequency | fopg3 | $\mathrm{V}_{S S}{ }^{2}=-3.5$ to -5.5 V | OSCIN external input, Figure 8 | 32 |  | 220 | kHz |
| Operating frequency | fopg4 | $\mathrm{V}_{S S}{ }^{2}=-4.0$ to -5.5 V | OSCIN/OSCOUT, CF 400 kHz, Figure 1 | 360 | 400 | 440 | kHz |
| Operating frequency | fopg5 | $\mathrm{V}_{S S}{ }^{2}=-4.0$ to -5.5 V | OSCIN/OSCOUT, CF 800 kHz, Figure 1 | 720 | 800 | 880 | kHz |

Electrical Characteristics at $\mathbf{T a}=-20$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\text {DD }}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions/Pins |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input resistance | $\mathrm{R}_{\text {IN }} 1 \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=0.8 \times \mathrm{V}_{\mathrm{SS}^{2}} \end{aligned}$ | Low-level hold transistor*, Figure 3 | 10 |  | 200 | k $\Omega$ |
|  | RIN1B | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | Low-level pull-in transistor*, Figure 3 | 200 | 700 | 2000 | k $\Omega$ |
|  | RIN2A | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}^{2}} \end{aligned}$ | INT pin pull-up resistor | 200 | 700 | 2000 | k $\Omega$ |
| Input resistance | RIN2B | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | INT pin pull-down resistor | 200 | 700 | 2000 | k $\Omega$ |
|  | RIN3 | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}^{2}} \end{aligned}$ | RES | 5 |  | 50 | k $\Omega$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(1)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA} \\ & \hline \end{aligned}$ | ALM | -1 | -0.3 |  | V |
| Output low level voltage | VOL (1) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA} \end{aligned}$ | ALM |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.3$ | $\mathrm{V}_{\text {SS }}{ }^{2+1}$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(2)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA} \end{aligned}$ | LIGHT, Port P | -1 | -0.3 |  | V |
| Output low level voltage | VoL (2) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA} \end{aligned}$ | LIGHT, Port P |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.3$ | $\mathrm{V}_{S S}{ }^{2+1}$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(3)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=0.1 \mathrm{~mA} \end{aligned}$ | I/O ports | -1 | -0.3 |  | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \end{aligned}$ | I/O ports | -0.6 | -0.2 |  | V |
| Output low level voltage | VoL (4) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA} \end{aligned}$ | I/O ports |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.3$ | $\mathrm{V}_{S S}{ }^{2+1}$ | V |
| Segment driver output impedances <br> - When used as CMOS output ports |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \end{aligned}$ |  | -1 | -0.3 |  | V |
| Output low level voltage | VoL (5) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A} \end{aligned}$ | QIP64 pins 34 to 36 |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.3$ | $\mathrm{V}_{\text {SS }}{ }^{2+1}$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(6)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A} \end{aligned}$ | Segment <br> Pads 38 to 41 and 44 to 61, | -1 | -0.3 |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(6)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A} \end{aligned}$ | QIP64 pins 11 to 23 and 25 to 33 |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.3$ | $\mathrm{V}_{\text {SS }}{ }^{2+1}$ | V |
| -When used as p-channel open-drain output ports |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \end{aligned}$ |  | -1 | -0.3 |  | V |
| Output off leakage current | loff | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}{ }^{2} \end{aligned}$ | QIP64 pins 34 to 36 |  |  | 1 | $\mu \mathrm{A}$ |
| - Static drive |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \end{aligned}$ | All segments | -0.2 |  |  | V |
| Output low level voltage | VoL (5) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 | -0.2 |  |  | V |
| Output low level voltage | VoL (7) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{S S}{ }^{2}+0.2$ | V |
| - Duplex drive (1/2 bias-1/2 duty) |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All segments | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1, 2 | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}}^{2 / 2} \\ -0.2 \end{array}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}} 2 / 2 \\ +0.2 \end{array}$ | V |
| Output low level voltage | Vol (7) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |

Note: * S1, S2, S3, S4, M1, M2, M3, M4

LC5852N

Continued from preceding page.

| Parameter | Symbol | Conditions |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - $1 / 2$ bias- $1 / 3$ duty and $1 / 2$ bias- $1 / 4$ duty methods |  |  |  |  |  |  |  |
| Output high level voltage | VOH (5) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All segments | -0.2 |  |  | V |
| Output low level voltage | VoL (5) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output high level voltage | VOH (7) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 to 3 <br> (for $1 / 3$ duty methods) COM1 to 4 (for 1/4 duty methods) | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}} 2 / 2 \\ -0.2 \end{array}$ |  | $\mathrm{V}_{\text {SS }} 2 / 2$ +0.2 | V |
| Output low level voltage | VoL (7) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| $\cdot 1 / 3$ bias- $1 / 3$ duty and $1 / 3$ bias-1/4 duty methods |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All segments | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{1-1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}^{2 / 2}} \\ -0.2 \\ \hline \end{array}$ |  | $\mathrm{V}_{\text {SS }} 2 / 2$ +0.2 | V |
|  | $\mathrm{V}_{\mathrm{OM}}{ }^{1-2}$ | $\mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$ |  | $\mathrm{V}_{S S}{ }^{2}-0.2$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output low level voltage | VoL (5) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}} 3+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 to 3 <br> (for $1 / 3$ duty methods) <br> COM1 to 4 <br> (for 1/4 duty methods) | -0.2 |  |  | V |
| Output middle level voltage | Vом2-1 | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{S S} 2 / 2$ -0.2 |  | $\mathrm{V}_{\text {SS }} 2 / 2$ +0.2 | V |
|  | $\mathrm{V}_{\mathrm{OM}}{ }^{2-2}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\text {SS }}{ }^{2}-0.2$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output low level voltage | VoL (7) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}} 3+0.2$ | V |

Electrical Characteristics at $\mathbf{T a}=\mathbf{- 2 0}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathbf{0} \mathrm{V}$

| Parameter | Symbol | Conditions |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input resistance | RIN 1 A | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=0.8 \cdot \mathrm{~V}_{\mathrm{SS}}{ }^{2} \end{aligned}$ | Low-level hold transistor*, Figure 3 | 10 | 45 | 150 | k $\Omega$ |
|  | RIN1B | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | Low-level pull-in transistor*, Figure 3 | 100 | 350 | 1000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}^{2}} \end{aligned}$ | INT pin pull-up resistor | 100 | 350 | 1000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~B}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | INT pin pull-down resistor | 100 | 350 | 1000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 3$ | $\begin{aligned} & \mathrm{V}_{S S^{2}}=-5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}^{2}} \end{aligned}$ | RES | 10 | 20 | 50 | $k \Omega$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(1)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \mathrm{to}-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-1.5 \mathrm{~mA} \end{aligned}$ | ALM | -1 | -0.3 |  | V |
| Output low level voltage | Vol (1) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \mathrm{to}-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=1.5 \mathrm{~mA} \end{aligned}$ | ALM |  | $\mathrm{V}_{\mathrm{SS}} 2+0.3$ | $\mathrm{V}_{\text {SS }} 2+1$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(2)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \mathrm{to}-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA} \end{aligned}$ | LIGHT, Port P | -1 | -0.3 |  | V |
| Output low level voltage | Vol (2) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-3.5 \mathrm{to}-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.7 \mathrm{~mA} \end{aligned}$ | LIGHT, Port P |  | $\mathrm{V}_{\text {Ss }} 2+0.3$ | $\mathrm{V}_{\text {Ss }} 2+1$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}$ (3) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \mathrm{to}-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.13 \mathrm{~mA} \end{aligned}$ | I/O ports | -1 | -0.3 |  | V |
| Output high level voltage | VOH (4) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \end{aligned}$ | I/O ports | -0.6 | -0.2 |  | V |
| Output low level voltage | VoL (4) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \mathrm{to}-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.13 \mathrm{~mA} \end{aligned}$ | I/O ports |  | $\mathrm{V}_{\text {Ss }} 2+0.3$ | $\mathrm{V}_{\text {Ss }} 2+1$ | V |

Note: * S1, S2, S3, S4, M1, M2, M3, M4

Continued from preceding page.

| Parameter | Symbol | Conditions |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Segment driver output impedances <br> - When used as CMOS output ports |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-15 \mu \mathrm{~A} \end{aligned}$ | Segment <br> Pads 62 to 64, QIP64 pins 34 to 36 | -1 | -0.3 |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(5)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 2=-3.5 \text { to }-5.25 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OL}}=150 \mu \mathrm{~A} \\ \hline \end{array}$ |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.3$ | $\mathrm{V}_{\text {SS }}{ }^{2+1}$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(6)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \end{aligned}$ | Segment <br> Pads 38 to 41 and 44 to 61, QIP64 pins 11 to 23 and 25 to 33 | -1 | -0.3 |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(6)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=60 \mu \mathrm{~A} \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.3$ | $\mathrm{V}_{\text {SS }}{ }^{2+1}$ | V |
| - When used as p-channel open-drain output ports |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-15 \mu \mathrm{~A} \\ \hline \end{array}$ | Segment <br> Pads 62 to 64, QIP64 pins 34 to 36 | -1 | -0.3 |  | V |
| Output off leakage current | lofF | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}^{2}} \end{aligned}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| - Static drive |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All segments | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | COM1 | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| - Duplex drive (1/2 bias-1/2 duty) |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All segments | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1, 2 | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{2-1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2 / 2}$ -0.2 |  | $\mathrm{V}_{\text {SS }} 2 / 2$ +0.2 | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(7)$ | $\begin{aligned} & \mathrm{Vss} 2=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| - $1 / 2$ bias- $1 / 3$ duty and $1 / 2$ bias- $1 / 4$ duty methods |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All segments | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 to 3 (for $1 / 3$ duty methods) COM1 to 4 (for $1 / 4$ duty methods) | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{2-1}$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}}{ }^{2}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \\ \hline \end{array}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}^{2 / 2}} \\ -0.2 \end{array}$ |  | $\mathrm{V}_{\text {SS }} 2 / 2$ +0.2 | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| $\cdot 1 / 3$ bias- $1 / 3$ duty and $1 / 3$ bias-1/4 duty methods |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | All segments | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{1-1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{\text {SS }}{ }^{2 / 2}$ -0.2 |  | $\mathrm{V}_{\text {SS }}{ }^{2 / 2}$ +0.2 | V |
|  | $\mathrm{V}_{\mathrm{OM}}{ }^{1-2}$ |  |  | $\mathrm{V}_{S S}{ }^{2}-0.2$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}} 3+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | COM1 to 3 <br> (for $1 / 3$ duty methods) <br> COM1 to 4 <br> (for $1 / 4$ duty methods) | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{2-1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{S S}{ }^{2 / 2}$ -0.2 |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}} 2 / 2 \\ +0.2 \end{array}$ | V |
|  | $\mathrm{V}_{\mathrm{OM}}{ }^{2-2}$ |  |  | $\mathrm{V}_{S S}{ }^{2}-0.2$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(7)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-3.5 \text { to }-5.25 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{3}+0.2$ | V |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply leakage current | $l_{\text {LEK }}$ | $\mathrm{V}_{S S}{ }^{2}=\mathrm{V}_{S S}{ }^{3}=-4.5 \mathrm{~V}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current | IN | $\mathrm{V}_{\text {SS }}{ }^{2}=-2.0$ to +4.5 V | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}{ }^{2}$ to $\mathrm{V}_{\mathrm{DD}}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Output voltage | $\mathrm{V}_{\text {SS }} 1$ | $\mathrm{V}_{\text {SS }}{ }^{2}=-2.9 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=0.1 \mu \mathrm{~F}, \\ & \text { fopg }=32.768 \mathrm{kHz}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \text { Figure } 7 \end{aligned}$ |  | -1.45 | -1.35 | V |
|  | $V_{S S} 3$ | $\mathrm{V}_{S S^{2}}=-2.9 \mathrm{~V}$ |  |  | -4.35 | -4.1 | V |
| Output voltage | $\mathrm{V}_{\text {S }} 1$ | $\mathrm{V}_{S S^{2}}=-4.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=0.1 \mu \mathrm{~F}, \\ & \text { fopg }=32.768 \mathrm{kHz}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \text { Figure } 7 \end{aligned}$ |  | -2.25 | -2.2 | V |
|  | $\mathrm{V}_{S S}{ }^{3}$ | $\mathrm{V}_{\text {SS }}{ }^{2}=-4.5 \mathrm{~V}$ |  |  | $-6.70$ | -6.6 | V |
| Power supply current | $\left\|{ }_{\text {DD }}{ }^{1}\right\|$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{HALT} \text { mode } \end{aligned}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{Cl}=25 \mathrm{k} \Omega, \\ & \mathrm{fopg}=32.768 \mathrm{kHz}, \\ & \mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ |  | 3.0 | 6.0 | $\mu \mathrm{A}$ |
|  | $\left\|l_{D D}{ }^{2}\right\|$ | $\mathrm{V}_{\mathrm{SS}}{ }^{2}=-4.5 \mathrm{~V}$, <br> $\mathrm{Ta}=25^{\circ} \mathrm{C}$, HALT mode, <br> Stack: Figure 9, <br> $1 / 3$ bias- $1 / 3$ duty: <br> Figure 7, <br> other methods: Figure 4 |  |  | 7 | 13 | $\mu \mathrm{A}$ |
| Power supply current | $\left\|l_{D D} 3\right\|$ | $\mathrm{V}_{\mathrm{SS}^{2}}=-4.5 \mathrm{~V},$ <br> $\mathrm{Ta}=25^{\circ} \mathrm{C}$, HALT mode Stack: Figure 9, $1 / 3$ bias- $1 / 3$ duty: Figure 7, other methods: Figure 4 | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{Cl}=25 \mathrm{k} \Omega, \\ & \mathrm{fopg}=65.536 \mathrm{kHz}, \\ & \mathrm{Cg}=10 \mathrm{pF} \end{aligned}$ |  | 10 | 20 | $\mu \mathrm{A}$ |
| Power supply current | $\left\|l_{\text {DD }} 4\right\|$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-4.5 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{HALT} \text { mode } \end{aligned}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \\ & \text { fopg }=400 \mathrm{kHz}, \\ & \mathrm{Cg}=\mathrm{Cd}=100 \mathrm{pF} \text { or } 330 \mathrm{pF}, \\ & \mathrm{Rf}=1 \mathrm{M} \Omega \text {, Figure } 6 \end{aligned}$ |  | 90 | 150 | $\mu \mathrm{A}$ |
| Power supply current | $\mid l_{\text {DD }} 5$ \| | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-4.5 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \text { HALT mode } \end{aligned}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \\ & \text { fopg }=800 \mathrm{kHz}, \\ & \mathrm{Cg}=\mathrm{Cd}=100 \mathrm{pF}, \\ & \mathrm{Rf}=1 \mathrm{M} \Omega, \text { Figure } 6 \end{aligned}$ |  | 130 | 200 | $\mu \mathrm{A}$ |
| Oscillator hold voltage | \| $\mathrm{V}_{\text {HOLD }}{ }^{1} \mid$ | $\mathrm{Ta}=25^{\circ} \mathrm{C},$ <br> Stack: Figure 9, <br> $1 / 3$ bias- $1 / 3$ duty: <br> Figure 7, other methods: Figure 4 | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \\ & \mathrm{Cl}=25 \mathrm{k} \Omega, \\ & \text { fopg }=32.768 \mathrm{kHz}, \\ & \mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | 2.0 |  | 5.5 | V |
| Oscillator hold voltage | $\left\|\mathrm{V}_{\text {HOLD }}{ }^{2}\right\|$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \\ & \mathrm{Cl}=25 \mathrm{k} \Omega, \\ & \mathrm{fopg}=65.536 \mathrm{kHz}, \\ & \mathrm{Cg}=10 \mathrm{pF} \end{aligned}$ | 2.3 |  | 5.5 | V |
| Oscillator start voltage | \| VStt1 | | Stack: Figure 10, $1 / 3$ bias- $1 / 3$ duty: Figure 7, other methods: Figure 4, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \\ & \mathrm{Cl}=25 \mathrm{k} \Omega, \text { Figure } 5, \\ & \text { fopg }=32.768 \mathrm{kHz}, \\ & \mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ |  |  | 2.2 | V |
| Oscillator start voltage | \| VStt2 | | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{Cl}=25 \mathrm{k} \Omega, \\ & \text { Figure } 5 \text {, fopg }=65.536 \mathrm{kHz}, \\ & \mathrm{Cg}=10 \mathrm{pF} \end{aligned}$ |  |  | 2.6 | V |
| Oscillator start time | TStt1 | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{SS}^{2}=-4.5} \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{Cl}=25 \mathrm{k} \Omega, \\ & \text { Figure } 5 \text {, fopg }=32.768 \mathrm{kHz}, \\ & \mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ |  |  | 10 | S |
|  |  |  |  |  |  | 10 | S |
| Oscillator start time | TStt2 | $\begin{aligned} & \mathrm{V}_{\mathrm{S}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{Sa}^{2}}=-4.5 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{Cl}=25 \mathrm{k} \Omega, \\ & \text { Figure } 5, \text { fopg }=65.536 \mathrm{kHz}, \\ & \mathrm{Cg}=10 \mathrm{pF} \end{aligned}$ |  |  | 10 | S |
|  |  |  |  |  |  | 10 | S |
| Oscillator start voltage | \| VStt4 | | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { fopg }=400 \mathrm{kHz} \text {, Figure } 6, \\ & \mathrm{Cg}=\mathrm{Cd}=100 \mathrm{pF} \text { or } 330 \mathrm{pF}, \\ & \mathrm{Rf}=1 \mathrm{M} \Omega \end{aligned}$ |  |  | 4.0 | V |
| Oscillator hold voltage | $\left\|\mathrm{V}_{\text {HOLD }}{ }^{4}\right\|$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { fopg }=400 \mathrm{kHz} \text {, Figure } 6, \\ & \mathrm{Cg}=\mathrm{Cd}=100 \mathrm{pF} \text { or } 330 \mathrm{pF}, \\ & \mathrm{Rf}=1 \mathrm{M} \Omega \end{aligned}$ | 3.5 |  | 5.5 | V |
| Oscillator start time | TStt4 | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-4.5 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { fopg }=400 \mathrm{kHz} \text {, Figure } 6, \\ & \mathrm{Cg}=\mathrm{Cd}=100 \mathrm{pF} \text { or } 330 \mathrm{pF}, \\ & \mathrm{Rf}=1 \mathrm{M} \Omega \end{aligned}$ |  |  | 30 | ms |

Continued from preceding page.

| Parameter | Symbol | Conditions |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator start voltage | \| VStt5 | | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { fopg }=800 \mathrm{kHz} \text {, Figure } 6, \\ & \mathrm{Cg}=\mathrm{Cd}=100 \mathrm{pF}, \\ & \mathrm{Rf}=1 \mathrm{M} \Omega \end{aligned}$ |  |  | 4.0 | V |
| Oscillator hold voltage | $\left\|\mathrm{V}_{\mathrm{HOLD}}{ }^{5}\right\|$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { fopg }=800 \mathrm{kHz} \text {, Figure } 6, \\ & \mathrm{Cg}=\mathrm{Cd}=100 \mathrm{pF}, \\ & \mathrm{Rf}=1 \mathrm{M} \Omega \end{aligned}$ | 3.5 |  | 5.5 | V |
| Oscillator start time | TStt5 | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-4.5 \mathrm{~V}, \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { fopg }=800 \mathrm{kHz} \text {, Figure } 6, \\ & \mathrm{Cg}=\mathrm{Cd}=100 \mathrm{pF}, \\ & \mathrm{Rf}=1 \mathrm{M} \Omega \end{aligned}$ |  |  | 30 | ms |
| Oscillator correction capacitance | 10P | $\mathrm{V}_{S S}{ }^{2}=-2.9 \mathrm{~V}$ | 10P pin (chip products only) |  | 10 |  | pF |
|  | 10P | $\mathrm{V}_{S S}{ }^{2}=-4.5 \mathrm{~V}$ | 10P pin (chip products only) |  | 10 |  | pF |
|  | 20P | $\mathrm{V}_{S S}{ }^{2}=-2.9 \mathrm{~V}$ | OSCOUT pin |  | 20 |  | pF |
|  | 20P | $\mathrm{V}_{S S}{ }^{2}=-4.5 \mathrm{~V}$ | OSCOUT pin |  | 20 |  | pF |



Figure 1 Ceramic Oscillator Specifications


Figure 2 Crystal Oscillator Specifications ( 32 kHz or 65 kHz)

## Recommended Ceramic Oscillators

| Manufacturer | Murata |  |  | Kyocera |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item frequency | Type number | $\mathrm{Cg}(\mathrm{pF})$ | $\mathrm{Cd}(\mathrm{pF})$ | $\mathrm{Rf}(\mathrm{M} \Omega)$ | Type number | $\mathrm{Cg}(\mathrm{pF})$ | $\mathrm{Cd}(\mathrm{pF})$ | $\mathrm{Rf}(\mathrm{M} \Omega)$ |
| 400 kHz | CSB400P | 100 | 100 | 1 | KBR-400B | 330 | 330 | 1 |
| 800 kHz | CSB800J | 100 | 100 | 1 | KBR-800H | 100 | 100 | 1 |



Figure 3 S1 to S4 and M1 to M4 Input Circuits


Figure 5 Oscillator Start Voltage, Oscillator Start Time and Frequency Stability Test Circuit


Figure 4 Power Supply Current and Oscillator Hold Voltage Test Circuit
$\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=0.1 \mu \mathrm{~F}$
Note: Include the capacitor C3 when $1 / 3$ bias LCD drive is used.

Figure 6 Oscillator Start Voltage,
Oscillator Start Time, Power Supply Current and Oscillator Hold Voltage Test Circuit


Figure 7 Power Supply Current and Oscillator Hold Voltage Test Circuit


Figure 8 External Input Specifications


Figure 9 Power Supply Current and Oscillator Hold Time Test Circuit

LC5852N

These electrical specifications are provisional and subject to change.

## Ag Specifications

## Absolute Maximum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions/Pins | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\text {SS }} 1$ |  | -4.0 |  | +0.3 | V |
|  | $\mathrm{V}_{\text {S }}{ }^{2}$ |  | -4.0 |  | +0.3 | V |
|  | $\mathrm{V}_{\text {S }}{ }^{3}$ | LCD drive method (1/3 bias) | -5.5 |  | +0.3 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ | LCD drive method (methods other than 1/3 bias) | -4.0 |  | +0.3 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }} 1$ | S1 to 4, M1 to 4 , I/OA1 to 4 , I/OB1 to 4 , INT, TESTA (with I/OA1 to 4 and I/OB1 to 4 in input mode), 1OP, OSCIN, RES, BAK | $\mathrm{V}_{\text {SS }}{ }^{1-0.3}$ |  | +0.3 | V |
| Maximum output voltage | $\mathrm{V}_{\text {OUT }}{ }^{1}$ | ALM, LIGHT, P1 to 4, I/OA1 to 4, I/OB1 to 4, CUP2 (with I/OA1 to 4 and I/OB1 to 4 in output mode), TESTA, OSCOUT | $\mathrm{V}_{S S}{ }^{1-0.3}$ |  | +0.3 | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{3}$ | SEGOUT, COM1 to 4, CUP1 | $\mathrm{V}_{\text {SS }} 1-0.3$ |  | +0.3 | V |
| Operating temperature | Topr |  | -20 |  | +65 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -30 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathbf{T a}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions/Pins | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {SS }} 1$ | $\mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\text {SS }} 1$ | -1.65 |  | -1.3 | V |
|  | $\mathrm{V}_{S S}{ }^{2}$ |  | -3.3 |  | -2.4 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ | LCD drive method (1/3 bias) | -4.95 |  | -3.7 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ | LCD drive method (methods other than 1/3 bias) | $\mathrm{V}_{S S}{ }^{3}=\mathrm{V}_{S S}{ }^{2}$ |  |  |  |
| Input high level voltage | $\mathrm{V}_{\mathrm{IH}}$ | S1 to 4 , M1 to 4 , I/OA1 to 4 , I/OB1 to 4, RES, INT (with I/OA1 to 4 and I/OB1 to 4 in input mode) | -0.2 |  | 0 | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }}$ | S1 to 4, M1 to 4, I/OA1 to 4, I/OB1 to 4 , INT (with I/OA1 to 4 and I/OB1 to 4 in input mode) | $\mathrm{V}_{\text {SS }} 1$ |  | $\mathrm{V}_{\text {SS }} 1+0.2$ | V |
| Operating frequency | fopg | $\mathrm{Ta}=-20$ to $+65^{\circ} \mathrm{C}$ | 32 |  | 33 | kHz |

Electrical Characteristics at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions/Pins |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input resistance | $\mathrm{R}_{\text {IN }} 1 \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SS}} 1+0.2 \mathrm{~V} \end{aligned}$ | Low-level hold transistor*, Figure 1 | 10 | 50 | 200 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 1 \mathrm{~B}$ | $\mathrm{V}_{\text {SS }} 1=-1.55 \mathrm{~V}$ | Low-level pull-down resistor*, Figure 1 | 200 | 550 | 2000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~A}$ | $\begin{aligned} & \hline \mathrm{VSS} 1=-1.55 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SS}}{ }^{1} \end{aligned}$ | INT pull-up resistor | 200 | 400 | 2000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~B}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | INT pull-down resistor | 200 | 550 | 2000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 3$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | RES pull-down resistor | 5 |  | 50 | k $\Omega$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(1)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=-1.35 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A} \end{aligned}$ | ALM, LIGHT | -0.65 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(1)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.35 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A} \end{aligned}$ | ALM, LIGHT |  |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS} 1} \\ +0.65 \end{array}$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(2)$ | $\begin{array}{\|l} \mathrm{V}_{\mathrm{SS}}=-1.55 \mathrm{~V}, \mathrm{I} / \mathrm{OA} 1 \text { to } 4, \mathrm{I} / \mathrm{OB} 1 \text { to } 4, \\ \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}, \mathrm{P} 1 \text { to } 4 \\ \text { (with I/OA1 to } 4 \text { and } \mathrm{I} / \mathrm{OB} 1 \text { to } 4 \text { in output mode) } \end{array}$ |  | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(2)$ | $\begin{array}{\|l} \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \mathrm{I} / \mathrm{OA} 1 \text { to } 4, \mathrm{I} / \mathrm{OB} 1 \text { to } 4, \\ \mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}, \mathrm{P} 1 \text { to } 4 \\ \text { (with } \mathrm{I} / \mathrm{OA} 1 \text { to } 4 \text { and } \mathrm{I} / \mathrm{OB} 1 \text { to } 4 \text { in output mode) } \end{array}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}} 1+0.2$ |  |

Note: * S1, S2, S3, S4, M1, M2, M3, M4

LC5852N

Continued from preceding page.

| Parameter | Symbol | Conditions/Pins |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Segment driver output impedances <br> - When used as CMOS output ports |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(3)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-3 \mu \mathrm{~A} \\ \hline \end{array}$ | Segment <br> Pads 38 to 41 and 44 to 61, QIP64 pins 11 to 23 and 25 to 33 |  | -0.3 |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(3)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=3 \mu \mathrm{~A} \end{aligned}$ |  |  | $\mathrm{V}_{S S}{ }^{2}+0.3$ |  | V |
| - When used as p-channel open drain outputs |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(3)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-3 \mu \mathrm{~A} \end{aligned}$ | Segment <br> Pads 62 to 64, QIP64 pins 34 to 36 | -1 | -0.3 |  | V |
| Output off leakage current | IOFF | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}} 1 \end{aligned}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| - Static drive |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(3)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \\ \hline \end{array}$ | SEGOUT | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(3)$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{Ss}}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| - Duplex drive (1/2 bias-1/2 duty) |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(3)$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \\ \hline \end{array}$ | SEGOUT | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(3)$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \\ \hline \end{array}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \\ \hline \end{array}$ | COM1, 2 | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{LL}}=4 \mu \mathrm{~A} \\ \hline \end{array}$ |  | $\mathrm{V}_{\text {SS }} 1-0.2$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{1+0.2}$ | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| - $1 / 2$ bias- $1 / 3$ duty and $1 / 2$ bias- $1 / 4$ duty methods |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(3)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | SEGOUT | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(3)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \\ \hline \end{array}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \\ \hline \end{array}$ | COM1 to 3 (for $1 / 3$ duty methods) COM 1 to 4 (for $1 / 4$ duty methods) | -0.2 |  |  |  |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \\ \hline \end{array}$ |  | $\mathrm{V}_{\text {SS }} 1-0.2$ |  | $\mathrm{V}_{\mathrm{SS}} 1+0.2$ | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| $\cdot 1 / 3$ bias- $1 / 3$ duty and $1 / 3$ bias-1/4 duty methods |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(3)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | SEGOUT | -0.2 |  |  | V |
| Output M1 level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{1-3}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{\text {SS }} 1-0.2$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{1+0.2}$ | V |
| Output M2 level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{2-3}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{\text {SS }}{ }^{2}-0.2$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(3)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \\ \hline \end{array}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}} 3+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 to 3 <br> (for $1 / 3$ duty methods) <br> COM 1 to 4 <br> (for $1 / 4$ duty methods) | -0.2 |  |  |  |
| Output M1 level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{1-4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{\text {SS }} 1-0.2$ |  | $\mathrm{V}_{\mathrm{SS}} 1+0.2$ | V |
| Output M2 level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{2-4}$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{LL}}=4 \mu \mathrm{~A} \\ \hline \end{array}$ |  | $\mathrm{V}_{\text {SS }} 2-0.2$ |  | $\mathrm{V}_{S S}{ }^{2}+0.2$ | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{SS}}{ }^{2}=-1.55 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{3}+0.2$ | V |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions/Pins |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - Output voltage |  |  |  |  |  |  |  |
| LCD drive: $1 / 3$ bias methods (doubler) | $\mathrm{V}_{\text {SS }}{ }^{2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.35 \mathrm{~V}, \\ & \mathrm{C} 1 \text { to } 4=0.1 \mu \mathrm{~F} \end{aligned}$ | $\text { fopg }=32.768 \mathrm{kHz},$ <br> Figure 7 |  |  | -2.5 | V |
| (tripler) | $\mathrm{v}_{\mathrm{SS}} 3$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{SS}} 1=-1.35 \mathrm{~V}, \\ & \mathrm{C} 1 \text { to } 4=0.1 \mu \mathrm{~F} \end{aligned}$ | $\text { fopg }=32.768 \mathrm{kHz},$ <br> Figure 7 |  |  | -3.75 | V |
| LCD drive: $1 / 2$ bias methods (doubler) | $\mathrm{V}_{\text {SS }}{ }^{2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.35 \mathrm{~V}, \\ & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F} \end{aligned}$ | $\text { fopg }=32.768 \mathrm{kHz},$ <br> Figure 2 |  |  | -2.5 | V |
| - Supply current (when the backup flag is cleared to zero) |  |  |  |  |  |  |  |
| LCD drive: 1/3 bias methods | $\mid \mathrm{ldD}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{C} 1 \text { to } 4=0.1 \mu \mathrm{~F} \\ & \mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | In HALT mode, $\mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 7, 32.768 kHz , X'tal |  | 1.3 | 4.5 | $\mu \mathrm{A}$ |
| LCD drive: methods other than $1 / 3$ bias | $\mid \mathrm{lda}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.55 \mathrm{~V}, \\ & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F} \\ & \mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | In HALT mode, $\mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 2, 32.768 kHz , X'tal |  | 1.1 | 4.5 | $\mu \mathrm{A}$ |
| Oscillator start voltage $\mathrm{V}_{\text {SS }} 1$ | \| Vstt | | $\mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF}$ | $\begin{aligned} & \mathrm{Cl}=25 \mathrm{k} \Omega \text {, Figure } 3 \text {, } \\ & 32.768 \mathrm{kHz} \text {, X'tal } \end{aligned}$ |  |  | 1.35 | V |
| Oscillator hold voltage $\mathrm{V}_{\text {SS }} 1$ | $\left\|\mathrm{V}_{\text {HOLD }}\right\|$ | $\mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF}$ | $\begin{aligned} & \mathrm{Cl}=25 \mathrm{k} \Omega \text {, Figure 2, } \\ & 32.768 \mathrm{kHz} \text {, X'tal } \end{aligned}$ | 1.3 |  | 1.6 | V |
| Oscillator start time | Tstt | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 1=-1.35 \mathrm{~V}, \\ & \mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \mathrm{Cl}=25 \mathrm{k} \Omega \text {, Figure } 3 \text {, } \\ & 32.768 \mathrm{kHz} \text {, X'tal } \end{aligned}$ |  |  | 10 | s |
| Oscillator correction capacitance | 10P | External connection (for chip products) |  | 8 | 10 | 12 | pF |
|  | 20P | OSCOUT |  | 16 | 20 | 24 | pF |

These electrical specifications are provisional and subject to change.

## Li Specifications

## Absolute Maximum Ratings at $\mathbf{T a}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathbf{0} \mathrm{V}$

| Parameter | Symbol | Conditions/Pins | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\text {SS }} 1$ | $\mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{SS}} 1$ or $\mathrm{V}_{\mathrm{SS}}{ }^{2}$ | -4.0 |  | +0.3 | V |
|  | $\mathrm{V}_{S S}{ }^{2}$ |  | -4.0 |  | +0.3 | V |
|  | $\mathrm{V}_{S S}{ }^{3}$ | LCD drive: 1/3 bias methods | -5.5 |  | +0.3 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ | LCD drive: methods other than 1/3 bias | -4.0 |  | +0.3 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }} 1$ | 10P, OSCIN | $\mathrm{V}_{\text {BAK }}-0.3$ |  | +0.3 | V |
|  | $\mathrm{V}_{\text {IN }}{ }^{2}$ | S1 to $4, \mathrm{M} 1$ to $4, \mathrm{I} / \mathrm{IA} 1$ to $4, \mathrm{I} / \mathrm{OB} 1$ to 4 , RES, INT, TESTA, (with I/OA1 to 4 and I/OB1 to 4 in input mode) | $\mathrm{V}_{S S}{ }^{2}-0.3$ |  | +0.3 | V |
| Maximum output voltage | $\mathrm{V}_{\text {OUT }} 1$ | TEST, OSCOUT | $\mathrm{V}_{\mathrm{BAK}}-0.3$ |  | +0.3 | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | ALM, LIGHT, P1 to 4, I/OA1 to 4, I/OB1 to 4, CUP2 (with I/OA1 to 4 and I/OB1 to 4 in output mode) | $\mathrm{V}_{S S}{ }^{2}-0.3$ |  | +0.3 | V |
|  | $\mathrm{V}_{\text {OUT }} 3$ | SEGOUT, COM1 to 4, CUP1 | $\mathrm{V}_{\mathrm{SS}} 3-0.3$ |  | +0.3 | V |
| Operating temperature | Topr |  | -20 |  | +65 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -30 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathbf{T a}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions/Pins | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {BAK }}$ |  | -3.6 |  | -1.3 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{2}$ | $\mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\text {SS }} 2 / 2$ (with the backup flag cleared to zero) | -3.6 |  | -2.6 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{2}$ | $\mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\text {SS }}{ }^{2}$ (with the backup flag cleared to zero) | -3.6 |  | -1.3 | V |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ | LCD drive: $1 / 3$ bias methods | -4.95 |  | -3.7 |  |
|  | $\mathrm{V}_{\text {SS }}{ }^{3}$ | LCD drive: methods other than 1/3 bias | $\mathrm{V}_{S S}{ }^{3}=\mathrm{V}_{S S^{2}}$ |  |  |  |
| Input high level voltage | $\mathrm{V}_{\mathrm{IH}}$ | S1 to 4, M1 to 4, I/OA1 to 4, I/OB1 to 4, INT (with I/OA1 to 4 and I/OB1 to 4 in input mode) | -0.4 |  | 0 | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }}$ | S1 to 4, M1 to 4, I/OA1 to 4, I/OB1 to 4, INT (with I/OA1 to 4 and I/OB1 to 4 in input mode) | $\mathrm{V}_{\mathrm{SS}}{ }^{2}$ |  | $\mathrm{V}_{S S}{ }^{2}+0.4$ | V |
| Operating frequency | fopg | $\mathrm{Ta}=-20$ to $+65^{\circ} \mathrm{C}$ | 32 |  | 33 | kHz |

Electrical Characteristics at $\mathbf{T a}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathbf{0} \mathrm{V}$

| Parameter | Symbol | Conditions/Pins |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input resistance | $\mathrm{R}_{\text {IN }} 1 \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SS}} 2+0.4 \mathrm{~V} \end{aligned}$ | Low-level hold transistor*, Figure 1 | 10 |  | 200 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 1 \mathrm{~B}$ | $\mathrm{V}_{S S}{ }^{2}=-2.9 \mathrm{~V}$, | Pull-down resistor*, Figure 4 | 200 |  | 2000 | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SS}}{ }^{2} \end{aligned}$ | INT pull-up resistor | 200 |  | 2000 | k $\Omega$ |
|  | $\mathrm{R}_{\mathrm{IN}} 2 \mathrm{~B}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | INT pull-down resistor | 200 |  | 2000 | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\text {IN }} 3$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | RES pull-down resistor | 5 |  | 50 | k $\Omega$ |

Note: * S1, S2, S3, S4, M1, M2, M3, M4

Continued from preceding page.

| Parameter | Symbol | Conditions/Pins |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(1)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A} \end{aligned}$ | ALM | -0.65 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(1)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=250 \mu \mathrm{~A} \end{aligned}$ | ALM |  |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}}{ }^{2} \\ +0.65 \end{array}$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(2)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \mathrm{I} / \mathrm{OA} 1 \text { to } 4, \mathrm{I} / \mathrm{OB} 1 \text { to } 4, \\ & \mathrm{IOH}=-40 \mu \mathrm{~A}, \mathrm{P} 1 \text { to } 4 \\ & \text { (with I/OA1 to } 4 \text { and } \mathrm{I} / \mathrm{OB} 1 \text { to } 4 \text { in output mode) } \end{aligned}$ |  | -0.4 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(2)$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 2=-2.9 \mathrm{~V}, \mathrm{I} / \mathrm{OA} 1 \text { to } 4, \mathrm{I} / \mathrm{OB} 1 \text { to } 4, \\ \mathrm{I} \text {, }=40 \mu \mathrm{~A}, \mathrm{P} 1 \text { to } 4 \\ \text { (with } \mathrm{I} / \mathrm{OA} 1 \text { to } 4 \text { and } \mathrm{I} / \mathrm{OB} 1 \text { to } 4 \text { in output mode) } \end{array}$ |  |  |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.4$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(3)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A} \end{aligned}$ | LIGHT | -1.5 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(3)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=150 \mu \mathrm{~A} \end{aligned}$ | LIGHT |  |  | $\mathrm{V}_{\text {SS }}{ }^{2}+1.5$ | V |
| Segment driver output impedances <br> - When used as CMOS output ports |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A} \end{aligned}$ | Segment <br> Pads 38 to 41 and 44 to 61, QIP64 pins 11 to 23 and 25 to 33 |  | -0.3 |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=5 \mu \mathrm{~A} \end{aligned}$ |  |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.3$ |  | V |
| - When used as p-channel open-drain output ports |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.4 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \end{aligned}$ | Segment <br> Pads 62 to 64, QIP64 pins 34 to 36 | -1 | -0.3 |  | V |
| Output off leakage current | IOFF | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}{ }^{2} \end{aligned}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| - Static drive |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All SEGOUT pins | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.2$ | V |
| - Duplex drive (1/2 bias-1/2 duty) |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All SEGOUT pins | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 to 4 | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{Ss}^{2 / 2}} \\ -0.2 \end{array}$ |  | $\mathrm{V}_{\text {Ss }} 2 / 2$ +0.2 | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| $\cdot 1 / 2$ bias-1/3 duty and $1 / 2$ bias-1/4 duty methods |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All SEGOUT pins | -0.2 |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\text {SS }}{ }^{2}+0.2$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 to 3 <br> (for $1 / 3$ duty methods) <br> COM1 to 4 <br> (for $1 / 4$ duty methods) | -0.2 |  |  | V |
| Output middle level voltage | $\mathrm{V}_{\mathrm{OM}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}^{2 / 2}} \\ -0.2 \end{array}$ |  | $\mathrm{V}_{\mathrm{SS}^{2 / 2}}$ +0.2 | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |

LC5852N

Continued from preceding page.

| Parameter | Symbol | Conditions/Pins |  | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - $1 / 3$ bias- $1 / 3$ duty and $1 / 3$ bias- $1 / 4$ duty methods |  |  |  |  |  |  |  |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A} \end{aligned}$ | All SEGOUT pins | -0.2 |  |  | V |
| Output M1 level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{1-4}$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{SS}} 2=-2.9 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \\ \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \\ \hline \end{array}$ |  | $\mathrm{V}_{S S} 2 / 2$ -0.2 |  | $\mathrm{V}_{\text {SS }} \mathrm{L} / 2$ +0.2 | V |
| Output M2 level voltage | $\mathrm{V}_{\text {OM }}{ }^{2-4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} 2=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{S S}{ }^{2}-0.2$ |  | $\mathrm{V}_{S S}{ }^{2}+0.2$ | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(4)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{S S}{ }^{3+0.2}$ | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A} \end{aligned}$ | COM1 to 3 (for $1 / 3$ duty methods) COM1 to 4 (for $1 / 4$ duty methods) | -0.2 |  |  | V |
| Output M1 level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{1-5}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{SS}^{2 / 2}} \\ -0.2 \end{array}$ |  | $\mathrm{V}_{\text {SS }} 2 / 2$ +0.2 | V |
| Output M2 level voltage | $\mathrm{V}_{\mathrm{OM}}{ }^{2-5}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}-0.2$ |  | $\mathrm{V}_{\mathrm{SS}}{ }^{2}+0.2$ | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}(5)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A} \end{aligned}$ |  |  |  | $\mathrm{V}_{S S}{ }^{3}+0.2$ | V |
| - Output voltage |  |  |  |  |  |  |  |
| LCD drive: $1 / 3$ bias methods (halver) | $\mathrm{V}_{\text {SS }}{ }^{1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{C} 1 \text { to } 3=0.1 \mu \mathrm{~F} \end{aligned}$ | $\text { fopg }=32.768 \mathrm{kHz},$ <br> Figure 7 |  |  | -1.35 | V |
| (tripler) | $\mathrm{V}_{\mathrm{SS}}{ }^{3}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{C} 1 \text { to } 3=0.1 \mu \mathrm{~F} \end{aligned}$ | $\text { fopg }=32.768 \mathrm{kHz},$ <br> Figure 7 |  |  | -4.1 | V |
| LCD drive: $1 / 2$ bias methods (halver) | $\mathrm{V}_{\text {SS }} 1$ | $\begin{aligned} & V_{S S}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F} \end{aligned}$ | $\text { fopg = } 32.768 \text { kHz, }$ <br> Figure 4 |  |  | -1.35 | V |
| - Supply current (when the backup flag is cleared to zero) |  |  |  |  |  |  |  |
| LCD drive: $1 / 3$ bias methods | $\mid \mathrm{ldo}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}^{2}}=-2.9 \mathrm{~V}, \\ & \mathrm{C} 1 \text { to } 3=0.1 \mu \mathrm{~F}, \\ & \mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | In HALT mode, $\mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 7 , 32.768 kHz Xtal |  | 0.8 | 3.0 | $\mu \mathrm{A}$ |
| LCD drive: methods other than $1 / 3$ bias | $\mid \mathrm{ldo}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}{ }^{2}=-2.9 \mathrm{~V}, \\ & \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \\ & \mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | In HALT mode, $\mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 4, 32.768 kHz Xtal |  | 0.7 | 3.0 | $\mu \mathrm{A}$ |
| Oscillator start voltage $\mathrm{V}_{\text {SS }}{ }^{2}$ | \| Vstt | | $\begin{aligned} & V_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{SS}} 2, \\ & \mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \mathrm{Cl}=25 \mathrm{k} \Omega \text {, Figure } 5 \text {, } \\ & 32.768 \mathrm{kHz} \text { Xtal } \end{aligned}$ |  |  | 1.35 | V |
| Oscillator hold voltage $\mathrm{V}_{\mathrm{SS}}{ }^{2}$ (when the backup flag is cleared to zero) | $\mid \mathrm{V}_{\text {Hold }}$ (1) $\mid$ | $\begin{aligned} & V_{B A K}=V_{S S} 2 / 2, \\ & C d=C g=20 p F \end{aligned}$ | $\mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 4, 32.768 kHz Xtal | 2.6 |  | 3.6 | V |
| (when the backup flag is cleared to zero) | $\left\|\mathrm{V}_{\text {HOLD }}(2)\right\|$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{SS}} 2, \\ & \mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \mathrm{Cl}=25 \mathrm{k} \Omega \text {, Figure } 4, \\ & 32.768 \mathrm{kHz} \mathrm{Xtal} \end{aligned}$ | 1.3 |  | 3.6 | V |
| Oscillator start time | Tstt | $\begin{aligned} & \mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{SS}} 2=-2.9 \mathrm{~V}, \\ & \mathrm{Cd}=\mathrm{Cg}=20 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \mathrm{Cl}=25 \mathrm{k} \Omega \text {, Figure } 5, \\ & 32.768 \mathrm{kHz} \text { Xtal } \end{aligned}$ |  |  | 10 | s |
| Oscillator correction capacitance | 10P | External connection |  | 8 | 10 | 12 | pF |
|  | 20P | OSCOUT |  | 16 | 20 | 24 | pF |



Figure 1 Ceramic Oscillator Specifications


Figure 2 Crystal Oscillator Specifications ( 32 kHz or 65 kHz )


Figure 3 S1 to S4 and M1 to M4 Input Circuits


Figure 5 Oscillator Start Voltage, Oscillator Start Time and Frequency Stability Test Circuit


Figure 7 Power Supply Current and Oscillator Hold Voltage Test Circuit

Figure 9 Power Supply Current and Oscillator Hold Time Test Circuit
 Oscilator Hold Time Test Circuit

$\mathrm{C} 1=\mathrm{C}=0.1 \mu \mathrm{~F}$
Figure 4 Power Supply Current and Oscillator Hold Voltage Test Circuit


Figure 6 Oscillator Start Voltage, Oscillator Start Time, Power Supply Current and Oscillator Hold Voltage Test Circuit


Input waveform (OSCIN)

Figure 8 External Input Specifications

■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.

