

## Overview

The LC66556B and LC66558B are four-bit single-chip CMOS microcontrollers that integrate on a single chip all the functions required in a microcontroller, including ROM, RAM, I/O ports, two serial interfaces, comparator inputs, three-value inputs, timers and interrupts. These products are provided in a 64 -pin package.
These products differ from the earlier LC66558A Series in the power supply voltage range and certain other electrical characteristics.

## Features and Functions

- On-chip ROM and RAM with 6 k (or 8 k ) byte and 512 $\times 4$-bit capacities
- The same instruction set (with 127 instructions) as the LC66000 Series (except that the SB instruction is not supported)
- I/O ports: 54 pins
- 8-bit serial interface: two circuits (16-bit cascade connection supported)
- Instruction cycle: 0.92 to $10 \mu \mathrm{~s}$ (at 3 to 5.5 V )
- Powerful timers and prescalers 12-bit timer: time-limit timer, event counter, pulse width measurement, square wave output 8-bit timer: time-limit timer, event counter, PWM output, square wave output 12-bit prescaler: time base functions
- Powerful 11-factor 8-vector interrupt system External interrupts: 6 factors $/ 3$ vectors Internal interrupts: 5 factors/5 vectors
- Flexible I/O functions Comparator inputs, three-value inputs, 20 mA drive outputs, 15 V breakdown voltage pins, pull-up/opendrain option switching possible
- Runaway detection function (watchdog timer) option
- 8 -bit I/O function
- Power saving functions: halt and hold modes Package: DIP64S, QFP64E
- Evaluation LSI: LC66599 (evaluation chip) + EVA850/800-TB665XX
LC66E516 (On-chip EPROM microcontrollers)
LC66P516 (On-chip OTPROM microcontrollers)


## Series Structure

| Type No. | Pin count | ROM capacity | RAM capacity |  | kage | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LC66304A/306A/308A | 42 | $4 \mathrm{k} / 6 \mathrm{k} / 8 \mathrm{kB}$ | 512 W | DIP42S | QFP48E | Normal versions 4.0 to $6.0 \mathrm{~V} / 0.92 \mu \mathrm{~s}$ |
| LC66404A/406A/408A | 42 | $4 \mathrm{k} / 6 \mathrm{k} / 8 \mathrm{kB}$ | 512 W | DIP42S | QFP48E |  |
| LC66506B/508B/512B/516B | 64 | $6 \mathrm{k} / 8 \mathrm{k} / 12 \mathrm{k} / 16 \mathrm{kB}$ | 512 W | DIP64S | QFP64A |  |
| LC66354A/356A/358A | 42 | $4 \mathrm{k} / 6 \mathrm{k} / 8 \mathrm{kB}$ | 512 W | DIP42S | QFP48E | Low-voltage versions 2.2 to $5.5 \mathrm{~V} / 3.92 \mu \mathrm{~s}$ |
| LC66354S/356S/358S* | 42 | $4 \mathrm{k} / 6 \mathrm{k} / 8 \mathrm{kB}$ | 512 W |  | QFP44M |  |
| LC66556A/558A/562A/566A | 64 | $6 \mathrm{k} / 8 \mathrm{k} / 12 \mathrm{k} / 16 \mathrm{kB}$ | 512 W | DIP64S | QFP64E |  |
| LC66354B/356B/358B | 42 | $4 \mathrm{k} / 6 \mathrm{k} / 8 \mathrm{kB}$ | 512 W | DIP42S | QFP48E | Low-voltage high-speed versions 3.0 to $5.5 \mathrm{~V} / 0.92 \mu \mathrm{~s}$ |
| LC66556B/558B | 64 | $6 \mathrm{k} / 8 \mathrm{k}$ | 512 W | DIP64S | QFP64E |  |
| LC66562B/566B | 64 | $12 \mathrm{k} / 16 \mathrm{kB}$ | 512 W | DIP64S | QFP64E |  |
| LC66E308 | 42 | EPROM 8 kB | 512 W | DIC42S (window) | QFC48 <br> (window) | Evaluation (window) versions \& OTP versions 4.5 to $5.5 \mathrm{~V} / 0.92 \mu \mathrm{~s}$ |
| LC66P308 | 42 | OTPROM 8 kB | 512 W | DIC42S | QFP48E |  |
| LC66E408 | 42 | EPROM 8 kB | 512 W | DIC42S <br> (window) | QFC48 <br> (window) |  |
| LC66P408 | 42 | OTPROM 8 kB | 512 W | DIC42S | QFP48E |  |
| LC66E516 | 64 | EPROM 16 kB | 512 W | DIC64S <br> (window) | QFC64 <br> (window) |  |
| LC66P516 | 64 | OTPROM 16 kB | 512 W | DIC64S | QFP64E |  |

Note: *: Under development

## Package Dimensions

unit: mm

## 3071-DIP64S


unit: mm

## 3159-QFP64E



## Pin Assignments



We recommend using reflow soldering as the QFP solder mounting technique.
Consult your Sanyo representative concerning temperature and other conditions if techniques in which the whole package is to be immersed in a solder dip bath, i.e. solder dip techniques, are to be used.

## System Block Diagram



Differences between the LC66556B/LC66558B and the LC66508B Series

| Item | LC66508B series <br> (Including the EVA850/800-TB665XX tool) | LC66556B, 66558B |
| :--- | :--- | :--- |

1. An RC oscillator cannot be used with the LC66556B and LC66558B
2. In addition, certain other output current and comparator input voltage specifications differ. For details, see the individual catalogs for the LC66508B, LC66E516 and LC66P516.
Keep these differences in mind when using the LC66E516 and LC66P516 evaluation chips.

Pin Function Overview

| Pin | I/O | Function | Output drive type | Option | Value on reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P00 } \\ & \text { P01 } \\ & \text { P02 } \\ & \text { P03 } \end{aligned}$ | I/O | I/O ports P00 to P03 <br> - Input or output in 4-bit or 1-bit units <br> - P00 to P03 have control functions in HALT mode. | - P-channel: pull-up MOS type <br> - N -channel: small sink current type | - Either with pull-up MOS or N-channel OD output <br> - Reset output level | High or low (option) |
| $\begin{aligned} & \text { P10 } \\ & \text { P11 } \\ & \text { P12 } \\ & \text { P13 } \end{aligned}$ | I/O | I/O ports P10 to P13 <br> - Input or output in 4-bit or 1-bit units | - P-channel: pull-up MOS type <br> - N -channel: small sink current type | - Either with pull-up MOS or N-channel OD output <br> - Reset output level | High or low (option) |
| $\begin{gathered} \text { P20/SIO } \\ \text { P21/SO0 } \\ \text { P22/SCK0 } \\ \text { P23/INT0 } \end{gathered}$ | I/O | I/O ports P20 to P23 <br> - Input or output in 4-bit or 1-bit units <br> - P20 is also used as the serial input SIO pin. <br> P21 is also used as the serial output SOO pin. <br> P22 is also used as the serial clock $\overline{\text { SCKO }}$ pin. <br> - P23 is also used as the INTO interrupt request, as the timer 0 event counter and for pulse width measurement input. | - P-channel: CMOS type <br> - N-channel: small sink current type <br> - +15 V withstand voltage in N channel OD | - Either CMOS or N channel OD output | High |
| $\begin{gathered} \text { P30/INT1 } \\ \text { P31/POUT0 } \\ \text { P32/POUT1 } \end{gathered}$ | I/O | I/O ports P30 to P32 <br> - Input or output in 3-bit or 1-bit units <br> - P30 is also used as the $\overline{\text { INT1 }}$ interrupt request. <br> - P31 is also used for square wave output from timer 0 . P32 is also used for square wave output from timer 1 and PWM output. | - P-channel: CMOS type <br> - N-channel: small sink current type <br> - +15 V withstand voltage in N channel OD | - Either CMOS or N channel OD output | High |
| P33/HOLD | 1 | Hold mode control input <br> - Hold mode is entered if a HOLD instruction is executed when $\overline{\mathrm{HOLD}}$ is low. <br> - When in hold mode, the CPU is reactivated by setting HOLD to the high level. <br> - P33 can also be used as an input port together with P30 to P32. <br> - When P33/प्रOLD is low, the CPU will not be reset by a low level on $\overline{R E S}$. Therefore, $\overline{R E S}$ cannot be used in applications that set P33/HOLD low when power is first applied. |  |  |  |
| $\begin{aligned} & \text { P40 } \\ & \text { P41 } \\ & \text { P42 } \\ & \text { P43 } \end{aligned}$ | I/O | I/O ports P40 to P43 <br> - Input or output in 4-bit or 1-bit units <br> - I/O in 8 -bit units when used in conjunction with P50 to P53 <br> - Output of 8 -bit ROM data when used in conjunction with P50 to P53 | - P-channel: pull-up MOS type <br> - N -channel: small sink current type | - Either CMOS or N channel OD output | High |
| $\begin{aligned} & \text { P50 } \\ & \text { P51 } \\ & \text { P52 } \\ & \text { P53 } \end{aligned}$ | I/O | I/O ports P50 to P53 <br> - Input or output in 4-bit or 1-bit units <br> - I/O in 8 -bit units when used in conjunction with P40 to P43 <br> - Output of 8-bit ROM data when used in conjunction with P40 to P43 | - P-channel: pull-up MOS type <br> - N -channel: small sink current type | - Either CMOS or N channel OD output | High |

Continued from preceding page.

| Pin | I/O | Function | Output drive type | Option | Value on reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { P60/SI1 } \\ \text { P61/SO1 } \\ \text { P62/SCK1 } \\ \text { P63/PIN1 } \end{gathered}$ | I/O | I/O ports P60 to P63 <br> - Input or output in 4-bit or 1-bit units <br> - P60 is also used as the serial input SI1 pin. <br> - P61 is also used as the serial output SO1 pin. <br> - P62 is also used as the serial clock $\overline{\text { SCK1 }}$ pin. <br> - P63 is also used as the timer 1 event counter input. | - P-channel: CMOS type <br> - N -channel: small sink current type <br> - +15 V withstand voltage in N channel OD | - CMOS or N-channel OD output | High |
| $\begin{aligned} & \text { P70 } \\ & \text { P71 } \\ & \text { P72 } \\ & \text { P73 } \end{aligned}$ | O | Dedicated output ports P70 to P73 <br> - Output in 4-bit or 1 -bit units <br> - The latched output data can be read with input instructions. | - P-channel: pull-up MOS type <br> - N -channel: intermediate sink current type <br> - +15 V withstand voltage in N channel OD | - With pull-up MOS transistor or N -channel OD output | High |
| $\begin{aligned} & \text { P80 } \\ & \text { P81 } \\ & \text { P82 } \\ & \text { P83 } \end{aligned}$ | O | Dedicated output ports P80 to P83 <br> - Output in 4-bit or 1 -bit units <br> - The latched output data can be read with input instructions. <br> - A p-channel OD output option is available. | - P-channel: CMOS type <br> - N-channel: small sink current type | - CMOS or P-channel OD output <br> - The output level at reset | High or low (option) |
| $\begin{aligned} & \text { P90//INT2 } \\ & \text { P91/INT3 } \\ & \text { P92/INT4 } \\ & \text { P93/INT5 } \end{aligned}$ | I/O | I/O ports P90 to P93 <br> - Input or output in 4-bit or 1-bit units <br> - P90 is also used as the $\overline{\mathrm{INT2}}$ interrupt request. <br> - P91 is also used as the $\overline{\mathrm{INT3}}$ interrupt request. <br> - P92 is also used as the $\overline{\text { INT4 }}$ interrupt request. <br> - P93 is also used as the INT5 interrupt request. | - P-channel: CMOS type <br> - N-channel: small sink current type | - CMOS or N-channel OD output | High |
| $\begin{aligned} & \text { PA0 } \\ & \text { PA1 } \\ & \text { PA2 } \\ & \text { PA3 } \end{aligned}$ | O | Dedicated output ports PA0 to PA3 <br> - Output in 4-bit or 1-bit units <br> - The latched output data can be read with input instructions. | - P-channel: pull-up MOS type <br> - N -channel: intermediate sink current type | - With pull-up MOS or N -channel OD output | High |
| $\begin{aligned} & \text { PB0 } \\ & \text { PB1 } \\ & \text { PB2 } \\ & \text { PB3 } \end{aligned}$ | O | Dedicated output ports PBO to PB3 <br> - Output in 4-bit or 1 -bit units <br> - The latched output data can be read with input instructions. | - P-channel: CMOS type <br> - N-channel: small sink current type | - With pull-up MOS or N -channel OD output | High |
| PC0 PC1 PC2/VREF0 PC3/VREF1 | I/O | I/O ports PC0 to PC3 <br> - Input or output in 4-bit or 1-bit units <br> - PC2 is also used as the VREFO comparator comparison voltage pin. <br> - PC3 is also used as the VREF1 comparator comparison voltage pin. |  | - CMOS or N -channel OD output | High |
| PDO/CMPO <br> PD1/CMP1 <br> PD2/CMP2 <br> PD3/CMP3 | 1 | Dedicated input ports PD0 to PD3 <br> - Can be switched to function as comparator inputs under software control. <br> The comparison voltage for PDO is VREFO. <br> The comparison voltage for PD1 to PD3 is VREF1. <br> Comparison can be specified in units of PD0, PD1, (PD2, PD3). |  |  | Normal input |

Continued from preceding page.

| Pin | I/O | Function | Output drive type | Option | Value on reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PEO/TRA PE1/TRB | 1 | Dedicated input port <br> - Can be switched under software control to function as a threevalue input port. |  |  | Normal input |
| $\begin{aligned} & \text { OSC1 } \\ & \text { OSC2 } \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | System clock oscillator connections When an external clock is used, leave OSC2 open and input the signal to OSC1. |  | - Selection of either a ceramic oscillator or external clock input |  |
| $\overline{\mathrm{RES}}$ | 1 | System reset input <br> - The CPU is initialized (reset) if a low level is input to $\overline{\operatorname{RES}}$ when $\mathrm{P} 33 / \mathrm{HOLD}$ is at the high level. |  |  |  |
| TEST | 1 | CPU testing <br> This pin must be connected to $\mathrm{V}_{\mathrm{SS}}$ during normal operation. |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{SS}} \end{aligned}$ |  | Power supply connections |  |  |  |

Note: Pull-up MOS output: An output with a pull-up MOS transistor
CMOS output: A complementary output
OD output: An open drain output

## User Option Types

1. Port 0,1 and 8 reset time output level option

The output levels of I/O ports 0,1 and 8 at reset can be selected from the following two options in 4-bit units.

| Option | Conditions and notes |
| :--- | :--- |
| High level output at reset time | Ports 0,1 and/or 8 in 4-bit sets |
| Low level output at reset time | Ports 0,1 and/or 8 in 4-bit sets |

2. Oscillator circuit option

| Option | Circuit | Conditions and notes |
| :---: | :---: | :---: |
| External clock | - This input is a Schmitt specification input. |  |
| Ceramic oscillator |  |  |

Note: There is no RC oscillator option.
3. Watchdog timer option

The presence or absence of a program runaway detection function (watchdog timer) can be selected as an option.
4. Port output type option

- One of the following two output circuit options can be selected for each bit in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P7, P9, PA, PB and PC.

| Option | Conditions and notes |
| :---: | :---: | :---: | :---: |
| Open drain output |  |

- The P8 circuits can be selected from the following two options in bit units.

| Option | Circuit | Conditions and notes |
| :---: | :---: | :---: |
| Open drain output |  |  |

- The PD comparator inputs and the PE three-value inputs are selected in software.

LC66556B, 66558B

## Specifications

## Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{DD}}$ max | $V_{D D}$ | -0.3 to +7.0 | V |  |
| Input voltage | $\mathrm{V}_{\text {IN }}(1)$ | P2, P3 (except for the P33/[/]LD pin) and P6 | -0.3 to +15.0 | V | 1 |
|  | $\mathrm{V}_{\text {IN }}(2)$ | Other inputs | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | 2 |
| Output voltage | $\mathrm{V}_{\text {OUT }}(1)$ | P2, P3 (except for the P33//HOLD pin), P6, P7 and PA | -0.3 to +15.0 | V | 1 |
|  | $\mathrm{V}_{\text {OUT }}(2)$ | Other outputs | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | 2 |
| Output current per pin | ION (1) | P0, P1, P2, P3 (except for the P33//HOLD pin), P4, P5, P6, P8, P9 and PC | 4 | mA | 3 |
|  | $\mathrm{I}_{\mathrm{ON}}(2)$ | P7, PA, PB | 20 | mA | 3 |
|  | $-_{\text {OP }}(1)$ | P0, P1, P4, P5, P7, PA, PB | 2 | mA | 4 |
|  | $-_{\text {- }}^{\text {OP ( }}$ (2) | P2, P3 (except for the P33//HOLD pin), P6, P8, P9 and PC | 4 | mA | 4 |
| Total pin current | ${ }^{\Sigma 1} \mathrm{l}_{\text {ON }}(1)$ | P2, P3 (except for the P33//(HOLD pin), P4, P5, P6, P7 and P8 | 75 | mA | 3 |
|  | $\mathrm{\Sigma l}_{\mathrm{ON}}(2)$ | P0, P1, P9, PA, PB, PC | 75 | mA | 3 |
|  | $-\Sigma \mathrm{l}_{\mathrm{OP}}(1)$ | P2, P3 (except for the P33//̄OLD pin), P4, P5, P6, P7 and P8 | 25 | mA | 4 |
|  | $-\Sigma \mathrm{l}_{\mathrm{OP}}(2)$ | P0, P1, P9, PA, PB, PC | 25 | mA | 4 |
| Allowable power dissipation | Pd max | Ta $=-30$ to $+70^{\circ} \mathrm{C}$ : DIP64S (QIP64E) | 600 (430) | mW | 5 |
| Operating temperature | Topr |  | -30 to +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Note: 1. Applies to open drain output specification pins. The rating from the "other pin" entry applies for specifications other than the open drain output specification.
2. Levels up to the free-running oscillation level are allowed for the oscillator input and output pins.
3. Inflow current (For P8, the CMOS output specifications apply.)
4. Outflow current (Applies to pull-up output specification and CMOS output specification pins except P8.)
5. We recommend using reflow soldering methods to mount the QFP package version.

Contact your Sanyo sales representative to discuss process conditions if techniques in which the whole package is immersed in a solder bath (solder dip or spray techniques) are used.

Allowable Operating Ranges at $\mathrm{Ta}=-\mathbf{3 0}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=\mathbf{0} \mathrm{V}, \mathrm{V}_{\mathrm{DD}}=3.0$ to 5.5 V unless specified otherwise

| Parameter | Symbol | Conditions | min | typ | max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating supply voltage | $V_{\text {DD }}$ | $V_{D D}$ | 3.0 |  | 5.5 | V |  |
| Memory retention supply voltage | $\mathrm{V}_{\mathrm{DD}}(\mathrm{H})$ | $\mathrm{V}_{\mathrm{DD}}$ : In hold mode | 1.8 |  | 5.5 | V |  |
| Input high level Voltage | $\mathrm{V}_{\mathrm{IH}}(1)$ | P2, P3 (except for the P33/근 pin), P6: With the output n-channel transistor off | 0.8 V DD |  | 13.5 | V | 1 |
|  | $\mathrm{V}_{\mathrm{IH}}(2)$ | P33/ $\overline{\mathrm{HOLD}}, \mathrm{P} 9, \overline{\mathrm{RES}}, \mathrm{OSC} 1:$ <br> With the output n-channel transistor off | 0.8 V D |  | $V_{D D}$ | V | 2 |
|  | $\mathrm{V}_{\mathrm{IH}}$ (3) | P0, P1, P4, P5, PC, PD, PE: <br> With the output n-channel transistor off | $\begin{aligned} & 0.75 \\ & \mathrm{~V}_{\mathrm{DD}} \\ & \hline \end{aligned}$ |  | $V_{D D}$ | V | 3 |
|  | $\mathrm{V}_{\mathrm{IH}}(4)$ | PE: When three-state input is used | 0.8 V DD |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| Intermediate level input voltage | $\mathrm{V}_{\text {IM }}$ | PE: When three-state input is used | $0.4 \mathrm{~V}_{\mathrm{DD}}$ |  | $0.6 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Common-mode input voltage range | $\mathrm{V}_{\text {CMM }}$ (1) | PD0, PC2: When comparator input is used | 1.5 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |
|  | $\mathrm{V}_{\text {CMM }}$ (2) | PD1, PD2, PD3, PC3: When comparator input is used | $\mathrm{V}_{\text {SS }}$ |  | $\begin{array}{r} \hline \mathrm{V}_{\mathrm{DD}}- \\ 1.5 \end{array}$ | V |  |
| Low level input voltage | $\mathrm{V}_{\text {IL }}$ (1) | P2, P3 (except for the P33//̄OLD pin), P6, P9, $\overline{\text { RES }}$, OSC1:N-channel output, transistor off | $\mathrm{V}_{\text {SS }}$ |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V | 2 |
|  | $\mathrm{V}_{\text {IL }}$ (2) | P33/HOLD: $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V | $\mathrm{V}_{\text {SS }}$ |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
|  | $\mathrm{V}_{\text {IL }}$ (3) | P0, P1, P4, P5, PC, PD, PE, TEST: N-channel output, transistor off | $\mathrm{V}_{\text {SS }}$ |  | $\begin{aligned} & \hline 0.25 \\ & \mathrm{~V}_{\mathrm{DD}} \\ & \hline \end{aligned}$ | V | 3 |
|  | $\mathrm{V}_{\text {IL }}$ (4) | PE: When three-state input is used | $\mathrm{V}_{\text {SS }}$ |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Operating frequency (instruction cycle time) | fop ( $\mathrm{T}_{\mathrm{CYC}}$ ) |  | 0.4 (10) |  | $\begin{array}{r} 4.35 \\ (0.92) \\ \hline \end{array}$ | $\begin{gathered} \mathrm{MHz} \\ (\mu \mathrm{~s}) \end{gathered}$ |  |

Note: 1. Applies to open drain specification pins. However, the rating for $\mathrm{V}_{\mathrm{IH}}(2)$ applies to the P33/ $\overline{\mathrm{HOLD}}$ pin. Ports P2, P3 and P6 cannot be used as input pins when CMOS output specifications are used.
2. Applies to open drain specification pins. P9, which has CMOS output specifications, can be used as input pins.
3. When PE is used as a three-value input, $\mathrm{V}_{\mathrm{IH}}(4), \mathrm{V}_{\mathrm{IM}}$ and $\mathrm{V}_{\mathrm{IL}}$ (4) apply. Port PC cannot be used as input pins when CMOS output specifications are used.

LC66556B, 66558B

Continued from preceding page.

| Parameter | Symbol | Conditions | min | typ | max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [External clock input conditions] |  |  |  |  |  |  |  |
| Frequency | $\mathrm{f}_{\text {ext }}$ | OSC1: See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option) | 0.4 |  | 4.35 | MHz |  |
| Pulse width | $t_{\text {exth }}, t_{\text {extL }}$ | OSC1: See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option) | 100 |  |  | ns |  |
| Rise and fall times | $t_{\text {extR }}, t_{\text {extF }}$ | OSC1: See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option) |  |  | 30 | ns |  |

Electrical Characteristics at $\mathrm{Ta}=-\mathbf{3 0}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0$ to 5.5 V unless otherwise specified

| Parameter | Symbol | Conditions | min | typ | max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level current | $\mathrm{I}_{\mathrm{IH}}(1)$ | P2, P3 (except for the P33/그이 pin), P6: $\mathrm{V}_{\text {IN }}=13.5 \mathrm{~V}$, N-channel output, transistor off |  |  | 5.0 | $\mu \mathrm{A}$ | 1 |
|  | $\mathrm{I}_{\mathrm{IH}}(2)$ | P0, P1, P4, P5, P9, PC, OSC1, $\overline{R E S}, ~ P 33 / \overline{H O L D}$ (except for PD, PE, PC2 and PC3): <br> $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$, N-channel output, transistor off |  |  | 1.0 | $\mu \mathrm{A}$ | 1 |
|  | $\mathrm{I}_{\mathrm{IH}}(3)$ | PD, PE, PC2, PC3: $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$, N-channel output, transistor off |  |  | 1.0 | $\mu \mathrm{A}$ | 1 |
| Input low level current | IIL (1) | Inputs other than PD, PE, PC2, PC3: $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$, N-channel output, transistor off | -1.0 |  |  | $\mu \mathrm{A}$ | 2 |
|  | IIL (2) | PC2, PC3, PD, PE: <br> $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$, N-channel output, transistor off | -1.0 |  |  | $\mu \mathrm{A}$ | 2 |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{(1)}$ | P2, P3 (except for the P33/ $\overline{\mathrm{HOLD}}$ pin), P6, P8, P9, $\mathrm{PC}: \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\begin{array}{r} \hline \mathrm{V}_{\mathrm{DD}}- \\ 1.0 \end{array}$ |  |  | V | 3 |
|  |  | $\begin{aligned} & \text { P2, P3 (except for the P33/(̄OLD pin), P6, P8, P9, } \\ & \text { PC: } \mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA} \end{aligned}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{DDD}}- \\ 0.5 \end{array}$ |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}(2)$ | P0, P1, P4, P5, P7, PA, PB: $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | $\begin{array}{r} \hline \mathrm{V}_{\mathrm{DD}}- \\ 1.0 \end{array}$ |  |  | V | 4 |
|  |  | P0, P1, P4, P5, P7, PA, PB: $\mathrm{I}_{\mathrm{OH}}=-30 \mu \mathrm{~A}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{DD}}- \\ 0.5 \end{array}$ |  |  |  |  |
| Output pull-up current | IPO | P0, P1, P4, P5, P7, PA, PB: $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | -1.6 |  |  | mA | 4 |
| Output low level voltage | $\mathrm{V}_{\text {OL }}(1)$ | P0, P1, P2, P3, P4, P5, P6, P8, P9, PC (except for the P33/HOLD pin): $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V | 5 |
|  | $\mathrm{V}_{\mathrm{OL}}$ (2) | P7, PA, PB: $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 1.5 | V |  |
| Output off leakage current | IOFF (1) | P2, P3, P6, P7, PA: VIN $=13.5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ | 6 |
|  | IOFF (2) | (except for P2, P3, P6, P7, P8 and PA): $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 1.0 | $\mu \mathrm{A}$ | 6 |
|  | $\mathrm{I}_{\text {OFF }}$ (3) | P8: $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | -1.0 |  |  | $\mu \mathrm{A}$ | 7 |
| Comparator offset voltage | $\mathrm{V}_{\text {OFF }}$ (1) | PD1, PD2, PD3: $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}-1.5 \mathrm{~V}$ |  | $\pm 50$ | $\pm 300$ | mV |  |
|  | $\mathrm{V}_{\text {OFF }}(2)$ | PD0: $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  | $\pm 50$ | $\pm 300$ | mV |  |
| [Schmitt characteristics] |  |  |  |  |  |  |  |
| Hysteresis voltage | $\mathrm{V}_{\text {HIS }}$ | P2, P3, $\overline{\text { RES }}, \mathrm{P} 6, \mathrm{P} 9, \mathrm{OSC1},(\mathrm{RC}, \mathrm{EXT})$ |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  | V |  |
| High level threshold voltage | Vt H |  | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Low level threshold voltage | Vt L |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ |  | $0.5 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| [Ceramic oscillator] |  |  |  |  |  |  |  |
| Oscillator frequency | $\mathrm{f}_{\mathrm{CF}}$ | OSC1, OSC2: See Figure 2, 4 MHz |  | 4.0 |  | MHz |  |
| Oscillator stabilization time | ${ }^{\text {t }}$ CFS | See Figure 3, 4 MHz |  |  | 10 | ms |  |

Note: 1. Common input and output ports with open-drain output specifications are specified for the state with the output N -channel transistor turned off. These pins cannot be used for input when the CMOS output specification option is selected.
2. Common input and output ports with open-drain output specifications are specified for the state with the output N -channel transistor turned off. Ratings for pull-up output specification pins are stipulated for the output pull-up current IPO. These pins cannot be used for input when the CMOS output specification option is selected.
3. Stipulated for CMOS output specifications with the output N -channel transistor in the off state. (This also applies to P8 when P-channel open drain is selected.)
4. Stipulated for pull-up output specifications with the output N -channel transistor in the off state.
5. Stipulated for P8 with CMOS output specifications.
6. Stipulated for open drain output specifications with the output N -channel transistor in the off state.
7. Stipulated for open drain output specifications with the output P -channel transistor in the off state.

Continued from preceding page.

| Parameter | Symbol | Conditions | min | typ | max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [Serial clock] |  |  |  |  |  |  |  |
| Cycle time | ${ }^{\text {teKCy }}$ | $\overline{\text { SCKO }}, \overline{\text { SCK1 }}$ : With the timing from Figure 4 and the test load from Figure 5 | 0.9 |  |  | $\mu \mathrm{s}$ |  |
|  |  |  | 2.0 |  |  | $\mathrm{T}_{\mathrm{CYC}}$ |  |
| Low level/high level pulse widths | ${ }_{\text {t }}^{\text {CKL }}$ |  | 0.4 |  |  | $\mu \mathrm{s}$ |  |
|  | $\mathrm{t}_{\text {CKH }}$ |  | 1.0 |  |  | $\mathrm{T}_{\mathrm{CYC}}$ |  |
| Rise/fall times Output | $\mathrm{t}_{\text {CKR }}, \mathrm{t}_{\text {CKF }}$ |  |  |  | 0.1 | $\mu \mathrm{s}$ |  |
| [Serial input] |  |  |  |  |  |  |  |
| Data setup time | $\mathrm{t}_{\text {ICK }}$ | S10, SI1, SIO, SI1: With the timing in Figure 4. Stipulated with respect to the rising edge for $\overline{\text { SCK0 }}$ and $\overline{\text { SCK1 }}$. | 0.3 |  |  | $\mu \mathrm{s}$ |  |
| Data hold time | $\mathrm{t}_{\mathrm{CKI}}$ |  | 0.3 |  |  | $\mu \mathrm{s}$ |  |
| [Serial output] |  |  |  |  |  |  |  |
| Output delay time | ${ }^{\text {t }}$ CKO | SO0, SO1: With the timing from Figure 5 and the test load from Figure 5. Stipulated with respect to the falling edge for $\overline{\text { SCKO }}$ and $\overline{\text { SCK1 }}$. |  |  | 0.3 | $\mu \mathrm{s}$ |  |
| [Pulse input conditions] |  |  |  |  |  |  |  |
| INTO <br> High and low level pulse widths | ${ }^{\text {IOH, }}$, ${ }^{\text {IOLL}}$ | INT0, See Figure 6: <br> Conditions such that the INTO interrupt is accepted Conditions such that timer 0 event counter and pulse width measurement inputs are accepted | 2 |  |  | $\mathrm{T}_{\mathrm{CYC}}$ |  |
| High and low level pulse widths for interrupt inputs other than INT0 | $\mathrm{t}_{11 \mathrm{H},} \mathrm{t}_{11 \mathrm{~L}}$ | $\overline{\mathrm{INT} 1}, \overline{\mathrm{INT}}, \overline{\mathrm{INT}}$, $\overline{\mathrm{INT} 4}$, INT5, See Figure 6: Conditions such that all interrupts are accepted | 2 |  |  | $\mathrm{T}_{\mathrm{CYC}}$ |  |
| PIN1 <br> High and low level pulse widths | ${ }^{\text {tPINH, }}{ }^{\text {trinl }}$ | PIN1, See Figure 6: Conditions such that timer 1 event counter inputs are accepted | 2 |  |  | $\mathrm{T}_{\text {CYC }}$ |  |
| RES <br> High and low level pulse widths | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | RES, See Figure 6: Conditions such that reset can occur | 3 |  |  | $\mathrm{T}_{\text {CYC }}$ |  |
| Comparator response speed | $\mathrm{T}_{\mathrm{RS}}$ | PD, See Figure 7 |  |  | 20 | ms |  |
| Operating mode current drain | $\mathrm{I}_{\mathrm{DD}}$ Op | $\mathrm{V}_{\mathrm{DD}}: 4 \mathrm{MHz}$ ceramic oscillator |  | 3.0 | 5.0 | mA | 8 |
|  |  | $\mathrm{V}_{\mathrm{DD}}$ : 4 MHz external clock |  | 3.0 | 5.0 | mA |  |
| HALT mode current drain | Iddhalt | $\mathrm{V}_{\mathrm{DD}}: 4 \mathrm{MHz}$ ceramic oscillator |  | 1.0 | 2.0 | mA |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}$ : 4 MHz external clock |  | 1.0 | 2.0 | mA |  |
| Hold mode current drain | $\mathrm{I}_{\text {DDHOLD }}$ | $\mathrm{V}_{\mathrm{DD}}: \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | 0.01 | 10 | $\mu \mathrm{A}$ |  |

Note: 8. Reset state


Figure 1 External Clock Input Waveform


Figure 2 Ceramic Oscillator Circuit


Figure 3 Oscillator Stabilization Period

Table 1 Ceramic Oscillator Guaranteed Constants

| External capacitance | 4 MHz (Murata Mfg. Co., Ltd.) CSA4.00MG | $\mathrm{C} 1=33 \mathrm{pF} \pm 10 \%$ | 4 MHz (Kyocera Corporation) KBR4.0 MS | $\mathrm{C} 1=33 \mathrm{pF} \pm 10 \%$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C} 1=33 \mathrm{pF} \pm 10 \%$ |  | $\mathrm{C} 1=33 \mathrm{pF} \pm 10 \%$ |
|  |  | $\mathrm{Rd}=0 \Omega$ |  | $\mathrm{Rd}=0 \Omega$ |
| Internal capacitance | 4 MHz (Murata Mfg. Co., Ltd.) CST4.00MG |  | 4 MHz (Kyocera Corporation) KBR4.0MES |  |



Figure 4 Serial I/O Timing
Figure 5 Timing Load


Figure 6 Input Timing for INT0, $\overline{\operatorname{INT} 1}, \overline{\operatorname{INT} 2}, \overline{\mathrm{INT}}, \overline{\mathrm{INT4}}, \mathbf{I N T 5}$, PIN1 and $\overline{R E S}$


Figure 7 Comparator Response Speed Trs Timing

## Application Development Tools

Programs for the LC66556B and LC66558B microprocessors are developed on an IBM-PC compatible personal computer running the MS-DOS operating system. A cross assembler and other tools are available. To make application development more convenient, Sanyo also provides a program debugging unit (EVA850/800), an evaluation board (EVA850/800-TB665XX), an evaluation chip (LC66599) and an on-chip EPROM microprocessor (LC66E516).


## Structure of the Application Development Tools

1. Program debugging unit (EVA850/800)

This is an emulator that provides functions for EPROM writing and serial data communications with external equipment (such as a host computer). It supports application development in machine language and program modification. Its main debugging functions include breaking, stepping and tracing. (The MPM665XX is used for the EVA850/800 monitor ROM.)
2. Evaluation chip board (EVA800/850-TB665XX)

The evaluation chip signals and ports are output to the 64-pin connector and when the output cable is connected, the evaluation chip board converts these signals to the same pin assignments as those on the mass production chip. The evaluation chip board includes jumpers for setting options and other states and these jumper settings allow the evaluation chip to implement the same I/O circuit types and functions as the mass production chip. However, there are differences in the hold mode clear timing and the electrical characteristics.

## Jumpers

| Type |  | OSC |  | Reset method | Power supply to the user application board |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jumper |  | Jumper 1 (J1) |  | Jumper 2 (J2:RES) | Jumper 3 (J3:V ${ }_{\text {DD }}$ ) |  |
| Jumper setting and mode | EXT | External oscillator (external clock) | INT (a) | Reset by a RUN instruction from the host computer. | ON (a) | $V_{D D}$ is supplied to the user application printed circuit board through the evaluation chip board. |
|  | RC | RC oscillator | EXT (b) | Reset by the reset circuit on the user application printed circuit board. | OFF (b) | Separate power supplies on the user application printed circuit board and the evaluation chip board |
|  | CF | CF oscillator |  |  |  |  |

## Switches (SW1)

| Type | Port 0, 1 and 8 output levels on reset |  |  |  |  |  | Watchdog timer presence or absence setting |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch |  | POS |  | P1S |  | P8S |  | WDC |
| Switch setting | ON | Port 0 high | ON | Port 1 high | ON | Port 8 high | ON | Watchdog timer present |
| and mode | OFF | Port 0 low | OFF | Port 1 low | OFF | Port 8 low | OFF | Watchdog timer absent |

Note: Switches RC0 and RC1 must both be set to the on position.

## LC66556B, 66558B

## Switches SW2 to SW14: Pull-up resistor option settings

1. Set the corresponding switch to the on position for built-in pull-up resistors and set the switch to the off position for open drain output. (SW10 is used for the port 8 pull-down resistor setting.)
2. These settings can be specified for individual pins.
3. Cross assembler

| Cross assembler (file name) | Object microprocessors | Limitations on program creation |
| :--- | :--- | :--- |
|  |  | SB instruction limitations |
|  | LC66562B/566B | - LC66556B: SB0, SB1, SB2 and SB3 cannot be used |
|  | LC666E516/P516) | - LC66558B: SB0, SB1, SB2 and SB3 cannot be used |
|  | (LC66599) | - LC66E516/P516: SB0, SB1, SB2 and SB3 can be used |
|  |  | -LC66599: SB0, SB1, SB2 and SB3 can be used |

4. Simulation chip (See the LC66E516 individual product catalog for more details.)

The LC66E516 simulation chip is an on-chip EPROM microprocessor. Mounted configuration operation can be confirmed in the application product by using a dedicated conversion board (the W66E516DH for DIC products and the W66E516QH for QFP products) and writing programs with a commercial PROM writer.

- Form

The LC66E516 has a pin assignment and functions identical to those of the LC66556B and LC66558B. However, there are differences in the hold mode clear timing and the electrical characteristics. The figure below shows the pin assignment.
The figure below shows the pin assignment .

- Options

The options (the port 0,1 and 8 levels at reset, the watchdog timer and the port output circuit types) for the microprocessor to be evaluated can be specified by EPROM data. This allows evaluation with the same peripheral circuits as those that will be used in the mass production product.

## Pin Assignments

DIC64S (window)


## LC665XX Series Instruction Table (by function)

Abbreviations

| $\mathrm{AC}:$ | Accumulator |
| :--- | :--- |
| $\mathrm{E}:$ | E register |

CF: Carry flag

ZF: Zero flag
HL: Data pointer DPH, DPL
XY: $\quad$ Data pointer DPX, DPY
M: Data memory
M (HL): Data memory pointed to by the DPH, DPL data pointer
M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer
M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer
SP: Stack pointer
M2 (SP): Two words of data memory pointed to by the stack pointer
M4 (SP): Four words of data memory pointed to by the stack pointer
in: $\quad n$ bits of immediate data
t2: $\quad$ Bit specification

| t2 | 11 | 10 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: |
| Bit | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |

PCh: Bits 8 to 11 in the PC
PCm: Bits 4 to 7 in the PC
$\mathrm{PCl}: \quad$ Bits 0 to 3 in the PC
Fn: $\quad$ User flag, $\mathrm{n}=0$ to 15
TIMER0: Timer 0
TIMER1: Timer 1
SIO: Serial register
P: Port
P (i4): $\quad$ Port indicated by 4 bits of immediate data
INT: Interrupt enable flag
( ), [ ]: Indicates the contents of a location
$\leftarrow$ : $\quad$ Transfer direction, result
*: Exclusive or
$\wedge$ : Logical and
v : Logical or
+: Addition
-: $\quad$ Subtraction
-: Taking the one's complement

| Mnemonic |  | Instruction code |  |  |  | Operation | Description | Affected status bits | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}$ | $D_{3} D_{2} D_{1} D_{0}$ |  |  |  |  |  |  |
| [Accumulator manipulation instructions] |  |  |  |  |  |  |  |  |  |
| CLA | Clear AC | 1000 | $0 \quad 000$ | 1 | 1 | $\begin{aligned} & \mathrm{AC} \leftarrow 0 \\ & \text { (Equivalent to LAI 0.) } \end{aligned}$ | Clear AC. | ZF | Has a vertical skip function. |
| DAA | Decimal adjust AC in addition | $\begin{array}{llll} \hline 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \end{array}$ | $\begin{array}{llll\|} \hline 1 & 1 & 1 & 1 \\ 0 & 1 & 1 & 0 \end{array}$ | 2 | 2 | $\begin{array}{\|l\|} \hline \mathrm{AC} \leftarrow(\mathrm{AC})+6 \\ \text { (Equivalent to ADI 6.) } \end{array}$ | Add six to AC. | ZF |  |
| DAS | Decimal adjust AC in subtraction | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \end{array}$ | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ 1 & 0 & 1 & 0 \end{array}$ | 2 | 2 | $\begin{aligned} & \mathrm{AC} \leftarrow(\mathrm{AC})+10 \\ & \text { (Equivalent to } \\ & \text { ADI 0AH.) } \end{aligned}$ | Add 10 to AC. | ZF |  |
| CLC | Clear CF | 000011 | $\begin{array}{llll}1 & 1 & 1 & 0\end{array}$ | 1 | 1 | $\mathrm{CF} \leftarrow 0$ | Clear CF to 0. | CF |  |
| STC | Set CF | $0 \begin{array}{llll}0 & 0 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1\end{array}$ | 1 | 1 | $\mathrm{CF} \leftarrow 1$ | Set CF to 1. | CF |  |
| CMA | Complement AC | 00001 | 1000 | 1 | 1 | $\mathrm{AC} \leftarrow \overline{(\mathrm{AC})}$ | Take the one's complement of AC. | ZF |  |
| IA | Increment AC | $0 \begin{array}{llll}0 & 0 & 1\end{array}$ | $0 \begin{array}{llll}0 & 1 & 0 & 0\end{array}$ | 1 | 1 | $\mathrm{AC} \leftarrow(\mathrm{AC})+1$ | Increment AC. | ZF, CF |  |
| DA | Decrement AC | $0 \begin{array}{llll}0 & 1 & 0\end{array}$ | $0 \begin{array}{llll}0 & 1 & 0 & 0\end{array}$ | 1 | 1 | $A C \leftarrow(A C)-1$ | Decrement AC. | ZF, CF |  |
| RAR | Rotate $A C$ right through CF | 0 | $0 \quad 0 \quad 0 \quad 0$ | 1 | 1 | $\begin{aligned} & \mathrm{AC}_{3} \leftarrow(\mathrm{CF}), \\ & \mathrm{ACn} \leftarrow(\mathrm{ACn}+1), \\ & \mathrm{CF} \leftarrow\left(\mathrm{AC}_{0}\right) \end{aligned}$ | Shift AC (including CF) right. | CF |  |
| RAL | Rotate AC left through CF | $0 \quad 0 \quad 00$ | 0 | 1 | 1 | $\begin{aligned} & \mathrm{AC} \mathrm{C}_{0} \leftarrow(\mathrm{CF}), \\ & \mathrm{ACn}+1 \leftarrow(\mathrm{ACn}), \\ & \mathrm{CF} \leftarrow\left(\mathrm{AC}_{3}\right) \\ & \hline \end{aligned}$ | Shift AC (including CF) left. | CF, ZF |  |
| TAE | Transfer AC to E | $\begin{array}{llll}0 & 1 & 0 & 0\end{array}$ | $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 1 | 1 | $\mathrm{E} \leftarrow(\mathrm{AC})$ | Move the contents of AC to E. |  |  |
| TEA | Transfer E to AC | $\begin{array}{lllll}0 & 1 & 0 & 0\end{array}$ | $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | 1 | 1 | $\mathrm{AC} \leftarrow(\mathrm{E})$ | Move the contents of E to AC. | ZF |  |
| XAE | Exchange AC with E | 01100 | 01000 | 1 | 1 | $(\mathrm{AC}) \leftrightarrow(\mathrm{E})$ | Exchange the contents of AC and E . |  |  |
| [Memory manipulation instructions] |  |  |  |  |  |  |  |  |  |
| IM | Increment M | $0 \begin{array}{llll}0 & 0 & 0 & 1\end{array}$ | 0 | 1 | 1 | $\begin{aligned} & \mathrm{M}(\mathrm{HL}) \leftarrow \\ & {[\mathrm{M}(\mathrm{HL})]+1} \\ & \hline \end{aligned}$ | Increment M (HL). | ZF, CF |  |
| DM | Decrement M | $0 \begin{array}{llll}0 & 0 & 1 & 0\end{array}$ | $0 \begin{array}{llll}0 & 1 & 0\end{array}$ | 1 | 1 | $\begin{aligned} & \hline \mathrm{M}(\mathrm{HL}) \leftarrow \\ & {[\mathrm{M}(\mathrm{HL})]-1} \\ & \hline \end{aligned}$ | Decrement M (HL). | ZF, CF |  |
| IMDR i8 | Increment M direct | $\begin{array}{\|cccc} \hline 1 & 1 & 0 & 0 \\ \mathrm{I}_{7} & \mathrm{I}_{6} & \mathrm{I}_{5} & \mathrm{I}_{4} \\ \hline \end{array}$ | $\begin{array}{cccc} \hline 0 & 1 & 1 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \\ \hline \end{array}$ | 2 | 2 | $\mathrm{M}(\mathrm{i8)}$ ) $\leftarrow \mathrm{M}(\mathrm{i} 8)]+1$ | Increment M (i8). | ZF, CF |  |
| DMDR i8 | Decrement M direct | $\begin{array}{\|cccc\|} \hline 1 & 1 & 0 & 0 \\ \mathrm{I}_{7} & \mathrm{I}_{6} & \mathrm{I}_{5} & \mathrm{I}_{4} \\ \hline \end{array}$ | $\begin{array}{cccc} \hline 0 & 0 & 1 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \\ \hline \end{array}$ | 2 | 2 | $\mathrm{M}(\mathrm{i8}) \leftarrow[\mathrm{M}(\mathrm{i} 8)]-1$ | Decrement M (i8). | ZF, CF |  |
| SMB t2 | Set M data bit | $0 \quad 0 \quad 00$ | $11 t_{1} t_{0}$ | 1 | 1 | $[\mathrm{M}(\mathrm{HL}), \mathrm{t} 2] \leftarrow 1$ | Set the bit in M (HL) specified by t 0 and t 1 to 1 . |  |  |
| RMB t2 | Reset M data bit | $0 \begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | $11 t_{1} t_{0}$ | 1 | 1 | $[\mathrm{M}(\mathrm{HL}), \mathrm{t} 2] \leftarrow 0$ | Clear the bit in $\mathrm{M}(\mathrm{HL})$ specified by t0 and t1 to 0 . | ZF |  |
| [Arithmetic, logic and comparison instructions] |  |  |  |  |  |  |  |  |  |
| AD | Add M to AC | 00000 | $\begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | 1 | 1 | $\begin{aligned} & \mathrm{AC} \leftarrow(\mathrm{AC})+ \\ & {[\mathrm{M}(\mathrm{HL})]} \end{aligned}$ | Add the contents of AC and M (HL) as two's complement values and store the result in AC. | ZF, CF |  |
| ADDR i8 | Add M direct to AC | $\begin{array}{cccc} 1 & 1 & 0 & 0 \\ I_{7} & I_{6} & I_{5} & I_{4} \end{array}$ | $\begin{array}{llll} 1 & 0 & 0 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | $A C \leftarrow(A C)+[M(i 8)]$ | Add the contents of AC and M (i8) as two's complement values and store the result in AC. | ZF, CF |  |
| ADC | Add M to AC with CF | $0 \quad 0 \quad 00$ | $0 \begin{array}{llll}0 & 0 & 1 & 0\end{array}$ | 1 | 1 | $\begin{aligned} & \mathrm{AC} \leftarrow(\mathrm{AC})+ \\ & {[\mathrm{M}(\mathrm{HL})]+(\mathrm{CF})} \end{aligned}$ | Add the contents of AC, $\mathrm{M}(\mathrm{HL})$ and CF as two's complement values and store the result in AC. | ZF, CF |  |
| ADI i4 | Add immediate data to AC | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \end{array}$ | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | $\begin{aligned} & A C \leftarrow(A C)+ \\ & I_{3}, I_{2}, I_{1}, I_{0} \end{aligned}$ | Add the contents of AC and the immediate data as two's complement values and store the result in AC. | ZF |  |
| SUBC | Subtract AC from M with CF | 0 | $\begin{array}{llll}0 & 1 & 1 & 1\end{array}$ | 1 | 1 | $\begin{aligned} & A C \leftarrow[M(H L)]- \\ & (A C)-(C F) \end{aligned}$ | Subtract the contents of AC and $\overline{\mathrm{CF}}$ from $\mathrm{M}(\mathrm{HL})$ as two's complement values and store the result in AC. | ZF, CF | CF will be zero if there was a borrow and one otherwise. |
| ANDA | And $M$ with $A C$ then store AC | $0 \quad 0 \quad 0 \quad 0$ | $\begin{array}{llll}0 & 1 & 1 & 1\end{array}$ | 1 | 1 | $\begin{aligned} & \mathrm{AC} \leftarrow(\mathrm{AC}) \wedge \\ & {[\mathrm{M}(\mathrm{HL})]} \end{aligned}$ | Take the logical and of AC and $M(\mathrm{HL})$ and store the result in AC. | ZF |  |
| ORA | Or M with AC then store AC | $0 \quad 0 \quad 00$ | 0 | 1 | 1 | $\begin{aligned} & \mathrm{AC} \leftarrow(\mathrm{AC}) \vee \\ & {[\mathrm{M}(\mathrm{HL})]} \end{aligned}$ | Take the logical or of AC and $M(\mathrm{HL})$ and store the result in $A C$. | ZF |  |

Continued from preceding page.

| Mnemonic |  | Instruction code |  |  |  | Operation | Description |  |  |  | Affected status bits | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}$ | $D_{3} D_{2} D_{1} D_{0}$ |  |  |  |  |  |  |  |  |  |
| [Arithmetic, logic and comparison instructions] |  |  |  |  |  |  |  |  |  |  |  |  |
| EXL | Exclusive or M with <br> AC then store AC | 00001 | $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 1 | 1 | $\begin{aligned} & \mathrm{AC} \leftarrow(\mathrm{AC}) \forall \\ & {[\mathrm{M}(\mathrm{HL})]} \end{aligned}$ | Take the logical exclusive or of $A C$ and $M(H L)$ and store the result in AC. |  |  |  | ZF |  |
| ANDM | And $M$ with $A C$ then store M | 0000 | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 1 | 1 | $\begin{aligned} & \mathrm{M}(\mathrm{HL}) \leftarrow(\mathrm{AC}) \wedge \\ & {[\mathrm{M}(\mathrm{HL})]} \end{aligned}$ | Take the logical and of AC and $M(\mathrm{HL})$ and store the result in $\mathrm{M}(\mathrm{HL})$. |  |  |  | ZF |  |
| ORM | Or M with AC then store M | $0 \quad 0 \quad 00$ | 01000 | 1 | 1 | $\begin{aligned} & \mathrm{M}(\mathrm{HL}) \leftarrow(\mathrm{AC}) \vee \\ & {[\mathrm{M}(\mathrm{HL})]} \end{aligned}$ | Take the logical or of AC and $\mathrm{M}(\mathrm{HL})$ and store the result in $M(H L)$. |  |  |  | ZF |  |
| CM | Compare AC with M | 0 | $0 \begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | 1 | 1 | $\overline{[M(H L)]}+(\mathrm{AC})+1$ | Compare the contents of AC and $M(\mathrm{HL})$ and set or clear CF and ZF according to the result. |  |  |  | ZF, CF |  |
|  |  |  |  |  |  |  |  | nitude parison | CF | ZF |  |  |
|  |  |  |  |  |  |  |  | $\begin{aligned} & ]>(\mathrm{AC}) \\ & ]=(\mathrm{AC}) \\ & 1<(\mathrm{AC}) \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline 0 \\ 1 \\ 0 \\ \hline \end{array}$ |  |  |
| $\mathrm{Cl} \mathrm{i4}$ | Compare AC with immediate data | $\left\|\begin{array}{llll} 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 \end{array}\right\|$ | $\left\|\begin{array}{cccc} 1 & 1 & 1 & 1 \\ l_{3} & I_{2} & I_{1} & l_{0} \end{array}\right\|$ | 2 | 2 | $\overline{I_{3} I_{2} I_{1} I_{0}}+(A C)+1$ | Compare the contents of AC and the immediate data $I_{3} I_{2} I_{1} I_{0}$ and set or clear CF and ZF according to the result. |  |  |  | ZF, CF |  |
|  |  |  |  |  |  |  |  | nitude parison | CF | ZF |  |  |
|  |  |  |  |  |  |  |  | $\begin{aligned} & 0>A C \\ & 0>A C \\ & 0=A \\ & 0<A C \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 0 \\ \hline \end{array}$ |  |  |
| CLI i4 | Compare $\mathrm{DP}_{\mathrm{L}}$ with immediate data | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 \end{array}$ | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | $\begin{aligned} & \mathrm{ZF} \leftarrow 1 \\ & \text { if }\left(D P_{\mathrm{L}}\right)=I_{3} I_{2} I_{1} I_{0} \\ & \mathrm{ZF} \leftarrow 0 \\ & \text { if }\left(D P_{\mathrm{L}}\right) \neq \mathrm{I}_{3} \mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0} \end{aligned}$ | Compare the contents of $\mathrm{DP}_{\mathrm{L}}$ with the immediate data. Set ZF if identical and clear ZF if not. |  |  |  | ZF |  |
| CMB t2 | Compare AC bit with $M$ data bit | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 \end{array}$ | $\begin{array}{cccc} 1 & 1 & 1 & 1 \\ 0 & 0 & t_{1} & t_{0} \end{array}$ | 2 | 2 | $\begin{aligned} & \mathrm{ZF} \leftarrow 1 \\ & \text { if }(\mathrm{AC}, \mathrm{t} 2)=[\mathrm{M}(\mathrm{HL}), \\ & \mathrm{t} 2] \\ & \mathrm{ZF} \leftarrow 0 \\ & \text { if }(\mathrm{AC}, \mathrm{t} 2) \neq[\mathrm{M}(\mathrm{HL}), \\ & \mathrm{t} 2] \\ & \hline \end{aligned}$ | Compare the corresponding bits specified by t0 and t1 in $A C$ and $M(H L)$. Set ZF if identical and clear ZF if not. |  |  |  | ZF |  |
| [Load and store instructions] |  |  |  |  |  |  |  |  |  |  |  |  |
| LAE | Load AC and E from M2 (HL) | $\begin{array}{lllll}0 & 1 & 0 & 1\end{array}$ | 1100 | 1 | 1 | $\begin{aligned} & A C \leftarrow M(H L), \\ & E \leftarrow M(H L+1) \end{aligned}$ | Load the contents of M2 (HL) into AC, E. |  |  |  |  |  |
| LAI i4 | Load AC with immediate data | 1000 | $l_{3} \quad l_{2} \quad l_{1} \quad l_{0}$ | 1 | 1 | $A C \leftarrow I_{3} I_{2} I_{1} I_{0}$ | Load the immediate data into AC. |  |  |  | ZF | Has a vertical skip function |
| LADR i8 | Load AC from M direct | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ I_{7} & I_{6} & I_{5} & I_{4} \\ \hline \end{array}$ | $\begin{array}{cccc} 0 & 0 & 0 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \\ \hline \end{array}$ | 2 | 2 | $A C \leftarrow[M(i 8)]$ | Load the contents of M (i8) into AC. |  |  |  | ZF |  |
| S | Store AC to M | 01000 | $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ | 1 | 1 | $\mathrm{M}(\mathrm{HL}) \leftarrow(\mathrm{AC})$ | Store the contents of AC into M (HL). |  |  |  |  |  |
| SAE | Store AC and E to M2 (HL) | $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 1110 | 1 | 1 | $\begin{aligned} & \mathrm{M}(\mathrm{HL}) \leftarrow(\mathrm{AC}) \\ & \mathrm{M}(\mathrm{HL}+1) \leftarrow(\mathrm{E}) \end{aligned}$ | Store the contents of AC, E into M2 (HL). |  |  |  |  |  |
| LA reg | Load AC from M (reg) | 01000 | $10 t_{0} 0$ | 1 | 1 | $A C \leftarrow[M(r e g)]$ | Load the contents of M (reg) into AC. <br> The reg is either HL or XY depending on $t_{0}$. |  |  |  | ZF |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

Continued from preceding page.

| Mnemonic |  | Instruction code |  |  |  | Operation | Description |  | Affected status bits | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}$ | $D_{3} D_{2} D_{1} D_{0}$ |  |  |  |  |  |  |  |
| [Load and store instructions] |  |  |  |  |  |  |  |  |  |  |
| LA reg, I | Load AC from M (reg) then increment reg | 0100 | $10 t_{0} 1$ | 1 | 2 | $\begin{aligned} & \mathrm{AC} \leftarrow[\mathrm{M}(\mathrm{reg})] \\ & \mathrm{DP} \mathrm{P}_{\mathrm{L}} \leftarrow\left(\mathrm{DP} \mathrm{P}_{\mathrm{L}}\right)+1 \\ & \text { or } \mathrm{DP} \mathrm{Y}_{\mathrm{Y}} \leftarrow\left(\mathrm{DP} \mathrm{P}_{\mathrm{Y}}\right)+1 \end{aligned}$ | Load th into AC or XY.) content The rel and reg for the | contents of M (reg) The reg is either HL hen increment the of either $\mathrm{DP}_{\mathrm{L}}$ or $\mathrm{DP}_{Y}$. onship between $\mathrm{t}_{0}$ is the same as that reg instruction. | ZF | ZF is set according to the result of incrementing $D P_{L}$ or $D P_{Y}$. |
| LA reg, D | Load AC from M (reg) then decrement reg | $0 \begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | $10 t_{0} 1$ | 1 | 2 | $\begin{aligned} & \mathrm{AC} \leftarrow[\mathrm{M}(\mathrm{reg})] \\ & \mathrm{DP} \mathrm{P}_{\mathrm{L}} \leftarrow\left(\mathrm{DP} \mathrm{P}_{\mathrm{L}}\right)-1 \\ & \text { or } \mathrm{DP} \mathrm{P}_{\mathrm{Y}} \leftarrow\left(\mathrm{DP} P_{\mathrm{Y}}\right)-1 \end{aligned}$ | Load th <br> into AC <br> or XY.) <br> content <br> The rel and reg for the | contents of M (reg) The reg is either HL hen decrement the of either $\mathrm{DP}_{\mathrm{L}}$ or $\mathrm{DP}_{\mathrm{Y}}$. onship between $\mathrm{t}_{0}$ is the same as that reg instruction. | ZF | ZF is set according to the result of decrementing $D P_{L}$ or $D P_{Y}$. |
| XA reg | Exchange AC with M (reg) | 0100 | $11 t_{0} 0$ | 1 | 1 | $(\mathrm{AC}) \leftarrow[\mathrm{M}(\mathrm{reg})]$ | Exchan <br> M (reg) <br> The reg <br> depend <br> reg <br> $\begin{array}{c}\mathrm{HL} \\ \mathrm{XY}\end{array}$ | the contents of and $A C$. either HL or XY on $t_{0}$. |  |  |
| XA reg, I | Exchange AC with M (reg) then increment reg | 0100 | $11 t_{0} 1$ | 1 | 2 | $\begin{aligned} & (\mathrm{AC}) \leftarrow[\mathrm{M}(\mathrm{reg})] \\ & \mathrm{DP} \mathrm{P}_{\mathrm{L}} \leftarrow\left(\mathrm{DP} \mathrm{P}_{\mathrm{L}}\right)+1 \\ & \text { or } \mathrm{DP} \mathrm{Y}_{\mathrm{Y}} \leftarrow\left(\mathrm{DP} P_{\mathrm{Y}}\right)+1 \end{aligned}$ | Excha M (reg) either increm either relatio reg is reg ins | the contents of nd AC. (The reg is or XY.) Then the contents of or $\mathrm{DP}_{\mathrm{Y}}$. The ip between $t_{0}$ and as that for the XA ction. | ZF | ZF is set according to the result of incrementing $D P_{L}$ or $D P_{Y}$. |
| XA reg, D | Exchange AC with M (reg) then decrement reg | $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | $11 t_{0} 1$ | 1 | 2 | $\begin{aligned} & (\mathrm{AC}) \leftarrow[\mathrm{M}(\mathrm{reg})] \\ & \mathrm{DP} \mathrm{P}_{\mathrm{L}} \leftarrow\left(\mathrm{DP} \mathrm{P}_{\mathrm{L}}\right)-1 \\ & \text { or } \mathrm{DP} \mathrm{P}_{\mathrm{Y}} \leftarrow\left(\mathrm{DP} P_{\mathrm{Y}}\right)-1 \end{aligned}$ | Excha M (reg) either decren either relatio reg is reg ins | the contents of and AC. (The reg is or XY.) Then t the contents of or $\mathrm{DP}_{\mathrm{Y}}$. The ip between $t_{0}$ and as that for the XA ction. | ZF | ZF is set according to the result of decrementing $D P_{L}$ or $\mathrm{DP}_{\mathrm{Y}}$. |
| XADR i8 | Exchange AC with M direct | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ I_{7} & I_{6} & I_{5} & I_{4} \end{array}$ | $\begin{array}{llll} 1 & 0 & 0 & 0 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | $(\mathrm{AC}) \leftarrow[\mathrm{M}(\mathrm{i})$ ] | Excha and M | the contents of AC |  |  |
| LEAI i8 | Load E \& AC with immediate data | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ I_{7} & I_{6} & I_{5} & I_{4} \\ \hline \end{array}$ | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ I_{3} & I_{2} & I_{1} & I_{0} \\ \hline \end{array}$ | 2 | 2 | $\begin{array}{\|l\|l} \hline \mathrm{E} \leftarrow \mathrm{I}_{7} \mathrm{I}_{6} I_{5} I_{4} \\ \mathrm{AC} \leftarrow \mathrm{I}_{3} \mathrm{I}_{2} I_{1} I_{0} \\ \hline \end{array}$ | Load into E | immediate data i8 |  |  |
| RTBL | Read table data from program ROM | $0 \begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 1010 | 1 | 2 | $\mathrm{E}, \mathrm{AC} \leftarrow$ <br> [ROM (PCh, E, AC)] | Load in at the replac the PC | E, AC the ROM data ation determined by the lower 8 bits of th $\mathrm{E}, \mathrm{AC}$. |  |  |
| RTBLP | Read table data from program ROM then output to P4, 5 | $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 1000 | 1 | 2 | Port 4, $5 \leftarrow$ [ROM (PCh, E, AC)] | Output ROM d determ lower 8 E, AC. | ports 4 and 5 the at the location d by replacing the ts of the PC with |  |  |
| [Data pointer manipulation instructions] |  |  |  |  |  |  |  |  |  |  |
| LDZ i4 | $\begin{aligned} & \text { Load } D P_{H} \text { with zero } \\ & \text { and } D P_{L} \text { with } \\ & \text { immediate data } \\ & \text { respectively } \end{aligned}$ | $\begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | $\begin{array}{lllll}l_{3} & l_{2} & I_{1} & l_{0}\end{array}$ | 1 | 1 | $\begin{aligned} & \mathrm{DP}_{\mathrm{H}} \leftarrow 0 \\ & \mathrm{DPL} \leftarrow \mathrm{I}_{3} \mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0} \end{aligned}$ | Load immed | into $\mathrm{DP}_{\mathrm{H}}$ and the data i4 into $\mathrm{DP}_{\mathrm{L}}$. |  |  |
| LHI i4 | Load $\mathrm{DP}_{\mathrm{H}}$ with immediate data | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{llll} \hline 1 & 1 & 1 & 1 \\ l_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | $\mathrm{DP}_{\mathrm{H}} \leftarrow \mathrm{I}_{3} \mathrm{I}_{2} \mathrm{I}_{1} \mathrm{I}_{0}$ | Load th into DP | immediate data i4 |  |  |
| LLI i4 | Load DP ${ }_{L}$ with immediate data | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{array}$ | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ l_{3} & I_{2} & I_{1} & I_{0} \\ \hline \end{array}$ | 2 | 2 | $D P_{L} \leftarrow I_{3} I_{2} I_{1} I_{0}$ | $\begin{aligned} & \text { Load t } \\ & \text { into DF } \end{aligned}$ | immediate data i4 |  |  |
| LHLI i8 | Load $\mathrm{DP}_{\mathrm{H}}, \mathrm{DP}_{\mathrm{L}}$ with immediate data | $\begin{array}{\|llll\|} \hline 1 & 1 & 0 & 0 \\ I_{7} & I_{6} & I_{5} & I_{4} \\ \hline \end{array}$ | $\begin{array}{cccc} 0 & 0 & 0 & 0 \\ I_{3} & I_{2} & I_{1} & I_{0} \\ \hline \end{array}$ | 2 | 2 | $\begin{aligned} & \mathrm{DP}_{\mathrm{H}} \leftarrow I_{7} I_{6} I_{5} I_{4} \\ & \mathrm{DP}_{\mathrm{L}} \leftarrow I_{3} I_{2} I_{1} I_{0} \\ & \hline \end{aligned}$ | Load th $\mathrm{DL}_{\mathrm{H}}, \mathrm{D}$ | immediate data into |  |  |
| LXYI i8 | Load $\mathrm{DP}_{X}$, $\mathrm{DP}_{Y}$ with immediate data | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ I_{7} & I_{6} & I_{5} & I_{4} \end{array}$ | $\begin{array}{cccc} 0 & 0 & 1 & 0 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | $\begin{aligned} & \text { DP }_{X} \leftarrow I_{7} I_{6} I_{5} I_{4} \\ & \text { DP }_{Y} \leftarrow I_{3} I_{2} I_{1} I_{0} \end{aligned}$ | $\begin{aligned} & \text { Load tit } \\ & \mathrm{DL}_{\mathrm{X}}, \mathrm{D} \end{aligned}$ | immediate data into |  |  |

Continued from preceding page.

| Mnemonic |  | Instruction code |  |  |  | Operation | Description | Affected status bits | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}$ | $D_{3} D_{2} D_{1} D_{0}$ |  |  |  |  |  |  |
| [Data pointer manipulation instructions] |  |  |  |  |  |  |  |  |  |
| IL | Increment $\mathrm{DP}_{\mathrm{L}}$ | $0 \quad 0001$ | 00001 | 1 | 1 | $D \mathrm{P}_{\mathrm{L}} \leftarrow\left(\mathrm{DP} \mathrm{L}_{\mathrm{L}}\right)+1$ | Increment the contents of $\mathrm{DP}_{\mathrm{L}}$. | ZF |  |
| DL | Decrement $\mathrm{DP}_{\mathrm{L}}$ | $0 \begin{array}{llll}0 & 1 & 0\end{array}$ | $0 \quad 0 \quad 01$ | 1 | 1 | $D \mathrm{P}_{\mathrm{L}} \leftarrow\left(\mathrm{DP} \mathrm{L}_{\mathrm{L}}\right)-1$ | Decrement the contents of $\mathrm{DP}_{\mathrm{L}}$. | ZF |  |
| IY | Increment DP $_{Y}$ | $0 \quad 0001$ | $0 \begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 1 | 1 | $D P_{Y} \leftarrow\left(\mathrm{DP} P_{Y}\right)+1$ | Increment the contents of $D P_{Y}$. | ZF |  |
| DY | Decrement DP $_{Y}$ | $0 \quad 0 \quad 10$ | $0 \begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 1 | 1 | $D P_{Y} \leftarrow\left(P^{\prime}\right)-1$ | Decrement the contents of $\mathrm{DP}_{Y}$. | ZF |  |
| TAH | Transfer AC to $\mathrm{DP}_{\mathrm{H}}$ | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0\end{array}$ | 2 | 2 | $\mathrm{DP}_{\mathrm{H}} \leftarrow(\mathrm{AC})$ | Transfer the contents of AC to $\mathrm{DP}_{\mathrm{H}}$. |  |  |
| THA | Transfer DPH to AC | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0\end{array}$ | 2 | 2 | $\mathrm{AC} \leftarrow\left(\mathrm{DP}_{\mathrm{H}}\right)$ | Transfer the contents of $\mathrm{DP}_{\mathrm{H}}$ to AC. | ZF |  |
| XAH | Exchange AC with $\mathrm{DP}_{\mathrm{H}}$ | 01100 | $0 \quad 0 \quad 0 \quad 0$ | 1 | 1 | $(\mathrm{AC}) \leftrightarrow\left(\mathrm{DP}_{\mathrm{H}}\right)$ | Exchange the contents of AC and $\mathrm{DP}_{\mathrm{H}}$. |  |  |
| TAL | Transfer AC to DP ${ }_{\text {L }}$ | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 1 \end{array}$ | 2 | 2 | $\mathrm{DPL} \leftarrow(\mathrm{AC})$ | Transfer the contents of AC to $\mathrm{DP}_{\mathrm{L}}$. |  |  |
| TLA | Transfer DP ${ }_{\text {L }}$ to AC | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 1\end{array}$ | 2 | 2 | $\mathrm{AC} \leftarrow\left(\mathrm{DP}_{\mathrm{L}}\right)$ | Transfer the contents of $D P_{L}$ to AC. | ZF |  |
| XAL | Exchange AC with $\mathrm{DP}_{\mathrm{L}}$ | 01000 | 0 | 1 | 1 | $(\mathrm{AC}) \leftrightarrow\left(\mathrm{DP} \mathrm{L}^{\prime}\right)$ | Exchange the contents of AC and $\mathrm{DP}_{\mathrm{L}}$. |  |  |
| TAX | Transfer AC to DP ${ }_{\text {X }}$ | 1 1 0 0 <br> 1 1 1 1 | $\begin{array}{llll} \hline 1 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 \end{array}$ | 2 | 2 | $D P^{\prime} \leftarrow(A C)$ | Transfer the contents of AC to $\mathrm{DP}_{\mathrm{x}}$. |  |  |
| TXA | Transfer DP ${ }_{\text {X }}$ to AC | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{llll} \hline 1 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 \end{array}$ | 2 | 2 | $A C \leftarrow\left(D P_{x}\right)$ | Transfer the contents of $\mathrm{DP}_{\mathrm{X}}$ to AC. | ZF |  |
| XAX | Exchange AC with $\mathrm{DP}_{\mathrm{X}}$ | 01000 | $0 \begin{array}{llll}0 & 0 & 1 & 0\end{array}$ | 1 | 1 | $(\mathrm{AC}) \leftrightarrow(\mathrm{DPx})$ | Exchange the contents of $A C$ and $\mathrm{DP}_{\mathrm{x}}$. |  |  |
| TAY | Transfer AC to DP ${ }_{Y}$ | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 0 & 1 & 1\end{array}$ | 2 | 2 | $\mathrm{DP}_{\mathrm{Y}} \leftarrow(\mathrm{AC})$ | Transfer the contents of $A C$ to $\mathrm{DP}_{\mathrm{Y}}$. |  |  |
| TYA | Transfer DP ${ }_{\text {Y }}$ to AC | $\begin{array}{llll} \hline 1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0 \end{array}$ | $\begin{array}{llll} \hline 1 & 1 & 1 & 1 \\ 0 & 0 & 1 & 1 \end{array}$ | 2 | 2 | $\mathrm{AC} \leftarrow\left(\mathrm{DP}_{\mathrm{Y}}\right)$ | Transfer the contents of $D P_{Y}$ to AC. | ZF |  |
| XAY | Exchange AC with $\mathrm{DP}_{\mathrm{Y}}$ | 01000 | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | 1 | 1 | $(\mathrm{AC}) \leftrightarrow(\mathrm{DP} \mathrm{Y})$ | Exchange the contents of AC and $D_{Y}$. |  |  |
| [Flag manipulation instructions] |  |  |  |  |  |  |  |  |  |
| SFB $n 4$ | Set flag bit | $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ | $n_{3} n_{2} n_{1} n_{0}$ | 1 | 1 | $\mathrm{Fn} \leftarrow 1$ | Set the flag specified by n 4 to 1 . |  |  |
| RFB $n 4$ | Reset flag bit | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | $n_{3} n_{2} n_{1} n_{0}$ | 1 | 1 | $\mathrm{Fn} \leftarrow 0$ | Reset the flag specified by n 4 to 0 . | ZF |  |
| [Jump and subroutine instructions] |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { JMP } \\ & \text { addr } \end{aligned}$ | Jump in the current bank | $\left\lvert\, \begin{array}{cccc} 1 & 1 & 1 & 0 \\ P_{7} & P_{6} & P_{5} & P_{4} \end{array}\right.$ | $\left\lvert\, \begin{aligned} & P_{11} P_{10} P_{9} P_{8} \\ & P_{3} P_{2} P_{1} P_{0} \end{aligned}\right.$ | 2 | 2 | $\begin{aligned} & \mathrm{PC} 13,12 \leftarrow \\ & \mathrm{PC} 13,12 \\ & \mathrm{PC} 11 \text { to } 0 \\ & \mathrm{P}_{11} \text { to } \mathrm{P}_{0} \end{aligned}$ | Jump to the location in the same bank specified by the immediate data P12. |  | This becomes PC12 + (PC12) immediately following a BANK instruction. |
| JPEA | Jump to the address stored at E and AC in the current page | $0 \begin{array}{llll}0 & 1 & 0\end{array}$ | $\begin{array}{llll}0 & 1 & 1 & 1\end{array}$ | 1 | 1 | $\begin{aligned} & \text { PC13 to } 8 \leftarrow \\ & \text { PC13 to } 8, \\ & \text { PC7 to } 4 \leftarrow(\mathrm{E}), \\ & \text { PC3 to } 0 \leftarrow(\mathrm{AC}) \end{aligned}$ | Jump to the location determined by replacing the lower 8 bits of the PC by E, AC. |  |  |
| CAL addr | Call subroutine | $\left\lvert\, \begin{array}{cccc} 0 & 1 & 0 & 1 \\ \mathrm{P}_{7} & \mathrm{P}_{6} & \mathrm{P}_{5} & \mathrm{P}_{4} \end{array}\right.$ | $\left\|\begin{array}{ccc} 0 & P_{10} P_{9} & P_{8} \\ P_{3} & P_{2} P_{1} P_{0} \end{array}\right\|$ | 2 | 2 | $\begin{aligned} & \mathrm{PC} 13 \text { to } 11 \leftarrow 0, \\ & \mathrm{PC} 10 \text { to } 0 \leftarrow \\ & \mathrm{P}_{10} \text { to } \mathrm{P}_{0}, \\ & \mathrm{M} 4 \text { (SP) } \leftarrow \\ & (\mathrm{CF}, \mathrm{ZF}, \mathrm{PC} 13 \text { to } 0), \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-4 \end{aligned}$ | Call a subroutine. |  |  |
| $\begin{aligned} & \text { CZP } \\ & \text { addr } \end{aligned}$ | Call subroutine in the zero page | 1010 | $P_{3} P_{2} P_{1} P_{0}$ | 1 | 2 | $\begin{aligned} & \text { PC13 to } 6, \\ & \text { PC10 } \leftarrow 0, \\ & \text { PC5 to } 2 \leftarrow P_{3} \text { to } P_{0}, \\ & \text { M4 (SP) } \leftarrow \\ & (C F, Z F, P C 12 \text { to } 0), \\ & S P \leftarrow S P-4 \end{aligned}$ | Call a subroutine on page 0 in bank 0. |  |  |
| BANK | Change bank | $0 \quad 0 \quad 0 \quad 1$ | $1 \begin{array}{llll}1 & 0 & 1\end{array}$ | 1 | 1 |  | Change the memory bank and register bank. |  |  |

Continued on next page.

Continued from preceding page.


Continued from preceding page.

| Mnemonic |  | Instruction code |  |  |  | Operation | Description | Affected status bits | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}$ | $D_{3} D_{2} D_{1} D_{0}$ |  |  |  |  |  |  |
| [Branch instructions] |  |  |  |  |  |  |  |  |  |
| BC addr | Branch on CF | $\left\lvert\, \begin{array}{cccc} 1 & 1 & 0 & 1 \\ P_{7} & P_{6} & P_{5} & P_{4} \end{array}\right.$ | $\left\lvert\, \begin{array}{cccc} 1 & 1 & 0 & 0 \\ P_{3} & P_{2} & P_{1} & P_{0} \end{array}\right.$ | 2 | 2 | $\begin{aligned} & \mathrm{PC} 7 \text { to } 0 \leftarrow \\ & \mathrm{P}_{7} \mathrm{P}_{6} \mathrm{P}_{5} \mathrm{P}_{4} \\ & \mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \\ & \text { if }(\mathrm{CF})=1 \end{aligned}$ | Branch to the location in the same page specified by $\mathrm{P}_{7}$ to $P_{0}$ if $C F$ is 1 |  |  |
| BNC <br> addr | Branch on no CF | $\left\lvert\, \begin{array}{cccc} 1 & 0 & 0 & 1 \\ P_{7} & P_{6} & P_{5} & P_{4} \end{array}\right.$ | $\left\|\begin{array}{cccc} 1 & 1 & 0 & 0 \\ P_{3} & P_{2} & P_{1} & P_{0} \end{array}\right\|$ | 2 | 2 | $\begin{array}{r} \text { PC7 to } 0 \leftarrow \\ P_{7} P_{6} P_{5} P_{4} \\ P_{3} P_{2} P_{1} P_{0} \\ \text { if (CF) }=0 \\ \hline \end{array}$ | Branch to the location in the same page specified by $\mathrm{P}_{7}$ to $P_{0}$ if $C F$ is 0 . |  |  |
| BZ addr | Branch on ZF | $\left\lvert\, \begin{array}{cccc} 1 & 1 & 0 & 1 \\ P_{7} & P_{6} & P_{5} & P_{4} \end{array}\right.$ | $\left\lvert\, \begin{array}{cccc} 1 & 1 & 0 & 1 \\ P_{3} & P_{2} & P_{1} & P_{0} \end{array}\right.$ | 2 | 2 | $\begin{aligned} & \text { PC7 to } 0 \leftarrow \\ & \mathrm{P}_{7} \mathrm{P}_{6} \mathrm{P}_{5} \mathrm{P}_{4} \\ & \mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \\ & \text { if }(\mathrm{ZF})=1 \end{aligned}$ | Branch to the location in the same page specified by $\mathrm{P}_{7}$ to $P_{0}$ if $Z F$ is 1 . |  |  |
| $\begin{array}{\|l\|l\|} \text { BNZ } \\ \text { addr } \end{array}$ | Branch on no ZF | $\left\lvert\, \begin{array}{cccc} 1 & 0 & 0 & 1 \\ \mathrm{P}_{7} & \mathrm{P}_{6} & \mathrm{P}_{5} & \mathrm{P}_{4} \end{array}\right.$ | $\left\lvert\, \begin{array}{cccc} 1 & 1 & 0 & 1 \\ P_{3} & P_{2} & P_{1} & P_{0} \end{array}\right.$ | 2 | 2 | $\begin{aligned} & \text { PC7 to } 0 \leftarrow \\ & P_{7} P_{6} P_{5} P_{4} \\ & P_{3} P_{2} P_{1} P_{0} \\ & \text { if }(Z F)=0 \end{aligned}$ | Branch to the location in the same page specified by $\mathrm{P}_{7}$ to $P_{0}$ if $Z F$ is 0 . |  |  |
| BFn4 <br> addr | Branch on flag bit | $\left\lvert\, \begin{array}{cccc} 1 & 1 & 1 & 1 \\ \mathrm{P}_{7} & \mathrm{P}_{6} & \mathrm{P}_{5} & \mathrm{P}_{4} \end{array}\right.$ | $\left\lvert\, \begin{array}{lll} n_{3} & n_{2} & n_{1} \\ n_{0} \\ P_{3} & P_{2} & P_{1} \end{array} P_{0}\right.$ | 2 | 2 | $\begin{aligned} & \text { PC7 to } 0 \leftarrow \\ & P_{7} P_{6} P_{5} P_{4} \\ & P_{3} P_{2} P_{1} P_{0} \\ & \text { if }(\mathrm{Fn})=1 \end{aligned}$ | Branch to the location in the same page specified by $\mathrm{P}_{0}$ to $P_{7}$ if the flag (of the 16 user flags) specified by $n_{3} n_{2} n_{1} n_{0}$ is 1 . |  |  |
| BNFn4 addr | Branch on no flag bit | $\left\lvert\, \begin{array}{cccc} 1 & 0 & 1 & 1 \\ \mathrm{P}_{7} & \mathrm{P}_{6} & \mathrm{P}_{5} & \mathrm{P}_{4} \end{array}\right.$ | $\left\lvert\, \begin{array}{lll} n_{3} & n_{2} & n_{1} \\ n_{0} \\ P_{3} & P_{2} & P_{1} \end{array} P_{0}\right.$ | 2 | 2 | $\begin{aligned} & \text { PC7 to } 0 \leftarrow \\ & P_{7} P_{6} P_{5} P_{4} \\ & P_{3} P_{2} P_{1} P_{0} \\ & \text { if }(\mathrm{Fn})=0 \end{aligned}$ | Branch to the location in the same page specified by $P_{0}$ to $\mathrm{P}_{7}$ if the flag (of the 16 user flags) specified by $n_{3} n_{2} n_{1} n_{0}$ is 0 . |  |  |
| [//O instructions] |  |  |  |  |  |  |  |  |  |
| IP0 | Input port 0 to AC | $0 \quad 0 \quad 10$ | $0 \quad 0000$ | 1 | 1 | $\mathrm{AC} \leftarrow(\mathrm{P} 0)$ | Input the contents of port 0 to AC. | ZF |  |
| IP | Input port to AC | $0 \quad 010$ | $0 \begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | 1 | 1 | $\mathrm{AC} \leftarrow\left[\mathrm{P}\left(\mathrm{DP} \mathrm{L}_{\mathrm{L}}\right)\right]$ | Input the contents of port $\mathrm{P}\left(\mathrm{DP}_{\mathrm{L}}\right)$ to AC . | ZF |  |
| IPM | Input port to M | $0 \begin{array}{llll}0 & 0 & 0 & 1\end{array}$ | 10001 | 1 | 1 | $\mathrm{M}(\mathrm{HL}) \leftarrow\left[\mathrm{P}\left(\mathrm{DP}_{\mathrm{L}}\right)\right]$ | Input the contents of port P ( $\mathrm{DP}_{\mathrm{L}}$ ) to M (HL). |  |  |
| IPDR i4 | Input port to AC direct | $\begin{array}{\|llll\|} \hline 1 & 1 & 0 & 0 \\ 0 & 1 & 1 & 0 \\ \hline \end{array}$ | $\begin{array}{cccc} \hline 1 & 1 & 1 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \\ \hline \end{array}$ | 2 | 2 | $A C \leftarrow[P(i 4)]$ | Input the contents of P (i4) to AC. | ZF |  |
| IP45 | Input port 4, 5 to E, AC respectively | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 \end{array}$ | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ 0 & 1 & 0 & 0 \end{array}$ | 2 | 2 | $\begin{aligned} & \mathrm{E} \leftarrow[P(4)] \\ & \mathrm{AC} \leftarrow[P(5)] \end{aligned}$ | Input the contents of ports $P(4)$ and $P(5)$ to $E$ and $A C$ respectively. |  |  |
| OP | Output AC to port | $0 \quad 0 \quad 10$ | $0 \begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 1 | 1 | $\mathrm{P}\left(\mathrm{DP}_{\mathrm{L}}\right) \leftarrow(\mathrm{AC})$ | Output the contents of AC to port P (DPL). |  |  |
| OPM | Output M to port | $0 \begin{array}{llll}0 & 0 & 0 & 1\end{array}$ | $1 \begin{array}{llll}1 & 0 & 1 & 0\end{array}$ | 1 | 1 | $\mathrm{P}\left(\mathrm{DP} \mathrm{L}_{\mathrm{L}}\right) \leftarrow[\mathrm{M}(\mathrm{HL})]$ | Output the contents of $M(\mathrm{HL})$ to port P ( $\mathrm{DP}_{\mathrm{L}}$ ). |  |  |
| OPDR i4 | Output AC to port direct | $\begin{array}{\|llll\|} \hline 1 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ \hline \end{array}$ | $\begin{array}{cccc} \hline 1 & 1 & 1 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \\ \hline \end{array}$ | 2 | 2 | $\mathrm{P}(\mathrm{i} 4) \leftarrow(\mathrm{AC})$ | Output the contents of AC to P (i4). |  |  |
| OP45 | Output E, AC to port 4, 5 respectively | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 \end{array}$ | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ 0 & 1 & 0 & 1 \end{array}$ | 2 | 2 | $\begin{aligned} & \mathrm{P}(4) \leftarrow(\mathrm{E}) \\ & \mathrm{P}(5) \leftarrow(\mathrm{AC}) \end{aligned}$ | Output the contents of E and $A C$ to ports $P$ (4) and $P$ (5) respectively. |  |  |
| SPB t2 | Set port bit | $0 \quad 0 \quad 0 \quad 0$ | $10 t_{1} t_{0}$ | 1 | 1 | $\left[\mathrm{P}\left(\mathrm{DP}_{\mathrm{L}}\right), \mathrm{t} 2\right] \leftarrow 1$ | Set to one the bit in port $P\left(D P_{\mathrm{L}}\right)$ specified by the immediate data $\mathrm{t}_{1} \mathrm{t}_{0}$. |  |  |
| RPB t2 | Reset port bit | $0 \quad 0 \quad 10$ | $10 t_{1} t_{0}$ | 1 | 1 | $\left[\mathrm{P}\left(\mathrm{DP}_{\mathrm{L}}\right), \mathrm{t} 2\right] \leftarrow 0$ | Clear to zero the bit in port $P\left(D P_{\mathrm{L}}\right)$ specified by the immediate data $\mathrm{t}_{1} \mathrm{t}_{0}$. | ZF |  |
| ANDPDR <br> i4, p4 | And port with immediate data then output | $\left\lvert\, \begin{array}{llll} 1 & 1 & 0 & 0 \\ l_{3} & I_{2} & l_{1} & l_{0} \end{array}\right.$ | $\left\lvert\, \begin{array}{cccc} 0 & 1 & 0 & 1 \\ P_{3} & P_{2} & P_{1} & P_{0} \end{array}\right.$ | 2 | 2 | $\begin{aligned} & P\left(P_{3} \text { to } P_{0}\right) \leftarrow \\ & {\left[P\left(P_{3} \text { to } P_{0}\right)\right] \mathrm{V}} \\ & I_{3} \text { to } I_{0} \end{aligned}$ | Take the logical and of $P\left(P_{3}\right.$ to $\mathrm{P}_{0}$ ) and the immediate data $I_{3} I_{2} I_{1} I_{0}$ and output the result to $P\left(P_{3}\right.$ to $\left.P_{0}\right)$. | ZF |  |
| ORPDR <br> i4, p4 | Or port with immediate data then output | $\left\lvert\, \begin{array}{llll} 1 & 1 & 0 & 0 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}\right.$ | $\left\|\begin{array}{cccc} 0 & 1 & 0 & 0 \\ P_{3} & P_{2} & P_{1} & P_{0} \end{array}\right\|$ | 2 | 2 | $\begin{aligned} & P\left(P_{3} \text { to } P_{0}\right) \leftarrow \\ & {\left[P\left(P_{3} \text { to } P_{0}\right)\right] \mathrm{V}} \\ & I_{3} \text { to } I_{0} \end{aligned}$ | Take the logical or of $P\left(P_{3}\right.$ to $P_{0}$ ) and the immediate data $I_{3} I_{2} I_{1} I_{0}$ and output the result to $P\left(P_{3}\right.$ to $\left.P_{0}\right)$. | ZF |  |

Continued from preceding page.

| Mnemonic |  | Instruction code |  |  |  | Operation | Description | Affected status bits | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}$ | $D_{3} D_{2} D_{1} D_{0}$ |  |  |  |  |  |  |
| [Timer control instructions] |  |  |  |  |  |  |  |  |  |
| WTTM0 | Write timer 0 | 1100 | 10010 | 1 | 2 | $\begin{aligned} & \text { TIMERO } \leftarrow[\mathrm{M} 2(\mathrm{HL})], \\ & \text { (AC) } \end{aligned}$ | Write the contents of M2 (HL), AC into the timer 0 reload register. |  |  |
| WTTM1 | Write timer 1 | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 1 & 0 & 0\end{array}$ | 2 | 2 | TIMER1 $\leftarrow(E),(A C)$ | Write the contents of E, AC into the timer 1 reload register A. |  |  |
| RTIMO | Read timer 0 | 1100 | $1 \begin{array}{llll}1 & 0 & 1 & 1\end{array}$ | 1 | 2 | $\begin{aligned} & \text { M2 (HL), } \\ & \text { AC } \leftarrow(\text { TIMERO }) \end{aligned}$ | Read out the contents of the timer 0 counter into M2 (HL), AC. |  |  |
| RTIM1 | Read timer 1 | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 1 & 0 & 1\end{array}$ | 2 | 2 | $\mathrm{E}, \mathrm{AC} \leftarrow(\mathrm{TIMER} 1)$ | Read out the contents of the timer 1 counter into E, AC. |  |  |
| STARTO | Start timer 0 | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 1 & 1 & 0\end{array}$ | 2 | 2 | Start timer 0 counter | Start the timer 0 counter. |  |  |
| START1 | Start timer 1 | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{llll} \hline 1 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 \end{array}$ | 2 | 2 | Start timer 1 counter | Start the timer 1 counter. |  |  |
| STOPO | Stop timer 0 | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 1 & 1 & 0\end{array}$ | 2 | 2 | Stop timer 0 counter | Stop the timer 0 counter. |  |  |
| STOP1 | Stop timer 1 | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1\end{array}$ | 2 | 2 | Stop timer 1 counter | Stop the timer 1 counter. |  |  |
| [Interrupt control instructions] |  |  |  |  |  |  |  |  |  |
| MSET | Set interrupt master enable flag | $\begin{array}{llll} \hline 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 \end{array}$ | $\begin{array}{llll} \hline 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 \end{array}$ | 2 | 2 | MSE $\leftarrow 1$ | Set the interrupt master enable flag to 1 . |  |  |
| MRESET | Reset interrupt master enable flag | $\begin{array}{llll} \hline 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 \end{array}$ | $\begin{array}{llll} \hline 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 \end{array}$ | 2 | 2 | MSE $\leftarrow 0$ | Clear the interrupt master enable flag to 0 . |  |  |
| EIH i4 | Enable interrupt high | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1\end{array}$ | $\begin{array}{llll} \hline 1 & 1 & 0 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | EDIH $\leftarrow($ EDIH $) \vee$ i4 | Set the interrupt enable flag to 1. |  |  |
| EiL i4 | Enable interrupt low | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0\end{array}$ | $\begin{array}{cccc} \hline 1 & 1 & 0 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | EDIL $\leftarrow($ EDIL $) \vee$ i4 | Set the interrupt enable flag to 1. |  |  |
| DIH i4 | Disable interrupt high | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1\end{array}$ | $\begin{array}{llll} 1 & 1 & 0 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | EDIH $\leftarrow($ EDIH $) \wedge \overline{\mathrm{i}}$ | Clear the interrupt enable flag to 0 . | ZF |  |
| DIL i4 | Disable interrupt low | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 0 \end{array}$ | $\begin{array}{llll} \hline & 1 & 0 & 1 \\ I_{3} & I_{2} & I_{1} & I_{0} \end{array}$ | 2 | 2 | EDIL $\leftarrow($ EDIL $) \wedge \overline{\mathrm{i}}$ | Clear the interrupt enable flag to 0 . | ZF |  |
| WTSP | Write SP | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1\end{array}$ | $\begin{array}{llll} 1 & 1 & 1 & 1 \\ 1 & 0 & 1 & 0 \end{array}$ | 2 | 2 | $\mathrm{SP} \leftarrow(\mathrm{E}),(\mathrm{AC})$ | Transfer the contents of E, AC to SP. |  |  |
| RSP | Read SP | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1\end{array}$ | $\begin{array}{llll} \hline 1 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 \end{array}$ | 2 | 2 | $\mathrm{E}, \mathrm{AC} \leftarrow(\mathrm{SP})$ | Transfer the contents of SP to $\mathrm{E}, \mathrm{AC}$. |  |  |
| [Standby control instructions] |  |  |  |  |  |  |  |  |  |
| HALT | HALT | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1\end{array}$ | 1 1 1 1 <br> 1 1 1 0 | 2 | 2 | HALT | Enter halt mode. |  |  |
| HOLD | HOLD | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1\end{array}$ | 2 | 2 | HOLD | Enter hold mode. |  |  |
| [Serial I/O control instructions] |  |  |  |  |  |  |  |  |  |
| STARTS | Start serial I O | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{\|llll\|}1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0\end{array}$ | 2 | 2 | START SI O | Start SIO operation. |  |  |
| WTSIO | Write serial I O | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1\end{array}$ | 2 | 2 | $\mathrm{SIO} \leftarrow(\mathrm{E}),(\mathrm{AC})$ | Write the contents of E, AC to SIO. |  |  |
| RSIO | Read serial 10 | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1\end{array}$ | 2 | 2 | $\mathrm{E}, \mathrm{AC} \leftarrow(\mathrm{SIO})$ | Read the contents of SIO into $\mathrm{E}, \mathrm{AC}$. |  |  |
| [Other instructions] |  |  |  |  |  |  |  |  |  |
| NOP | No operation | 0000 | $0 \quad 0 \quad 0 \quad 0$ | 1 | 1 | No operation | Consume one machine cycle without performing any operation. |  |  |
| SB i2 | Select bank | $\begin{array}{llll}1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 0\end{array}$ | $\begin{array}{llll}1 & 1 & 1 & 1 \\ 0 & 0 & l_{1} & l_{0}\end{array}$ | 2 | 2 | $\mathrm{PC} 13, \mathrm{PC} 12 \leftarrow \mathrm{I}_{1} \mathrm{I}_{0}$ | Specify the memory bank. |  | Illegal instruction |

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1995. Specifications and information herein are subject to change without notice.

