

LC66556B, 66558B

Four-Bit Single-Chip Microcontrollers with 6 k and 8 k Bytes of On-Chip ROM

Overview

The LC66556B and LC66558B are four-bit single-chip CMOS microcontrollers that integrate on a single chip all the functions required in a microcontroller, including ROM, RAM, I/O ports, two serial interfaces, comparator inputs, three-value inputs, timers and interrupts. These products are provided in a 64-pin package.

These products differ from the earlier LC66558A Series in the power supply voltage range and certain other electrical characteristics.

Features and Functions

- On-chip ROM and RAM with 6 k (or 8 k) byte and 512 × 4-bit capacities
- The same instruction set (with 127 instructions) as the LC66000 Series (except that the SB instruction is not supported)
- I/O ports: 54 pins
- 8-bit serial interface: two circuits (16-bit cascade connection supported)
- Instruction cycle: 0.92 to 10 μ s (at 3 to 5.5 V)

- Powerful timers and prescalers

 bit timer: time-limit timer, event counter, pulse width
 measurement, square wave output
 bit timer: time-limit timer, event counter, PWM
 output, square wave output

 bit prescaler: time base functions
- Powerful 11-factor 8-vector interrupt system External interrupts: 6 factors/3 vectors Internal interrupts: 5 factors/5 vectors
- Flexible I/O functions Comparator inputs, three-value inputs, 20 mA drive outputs, 15 V breakdown voltage pins, pull-up/opendrain option switching possible
- Runaway detection function (watchdog timer) option
- 8-bit I/O function
- Power saving functions: halt and hold modes Package: DIP64S, QFP64E
- Evaluation LSI: LC66599 (evaluation chip) + EVA850/800-TB665XX

LC66E516 (On-chip EPROM microcontrollers) LC66P516 (On-chip OTPROM microcontrollers)

Series	Structure
001100	onaotaio

Type No.	Pin count	ROM capacity	RAM capacity	F	Package	Features
LC66304A/306A/308A	42	4 k/6 k/8 kB	512 W	DIP42S	QFP48E	
LC66404A/406A/408A	42	4 k/6 k/8 kB	512 W	DIP42S	QFP48E	\neg Normal versions 4.0 to 6.0 V/0.92 us
LC66506B/508B/512B/516B	64	6 k/8 k/12 k/16 kB	512 W	DIP64S	QFP64A	4.0 10 0.0 0/0.02 µ3
LC66354A/356A/358A	42	4 k/6 k/8 kB	512 W	DIP42S	QFP48E	
LC66354S/356S/358S*	42	4 k/6 k/8 kB	512 W		QFP44M	2 2 to 5 5 V/3 92 us
LC66556A/558A/562A/566A	64	6 k/8 k/12 k/16 kB	512 W	DIP64S	QFP64E	
LC66354B/356B/358B	42	4 k/6 k/8 kB	512 W	DIP42S	QFP48E	
LC66556B/558B	64	6 k/8 k	512 W	DIP64S	QFP64E	Low-voltage high-speed versions
LC66562B/566B	64	12 k/16 kB	512 W	DIP64S	QFP64E	
LC66E308	42	EPROM 8 kB	512 W	DIC42S (window)	QFC48 (window)	
LC66P308	42	OTPROM 8 kB	512 W	DIC42S	QFP48E	
LC66E408	42	EPROM 8 kB	512 W	DIC42S (window)	QFC48 (window)	Evaluation (window) versions & OTP versions
LC66P408	42	OTPROM 8 kB	512 W	DIC42S	QFP48E	4.5 to 5.5 V/0.92 μs
LC66E516	64	EPROM 16 kB	512 W	DIC64S (window)	QFC64 (window)	
LC66P516	64	OTPROM 16 kB	512 W	DIC64S	QFP64E	

Note: *: Under development

Package Dimensions

unit: mm

3071-DIP64S



unit: mm

3159-QFP64E



Pin Assignments



We recommend using reflow soldering as the QFP solder mounting technique.

Consult your Sanyo representative concerning temperature and other conditions if techniques in which the whole package is to be immersed in a solder dip bath, i.e. solder dip techniques, are to be used.

System Block Diagram



Differences between the LC66556B/LC66558B and the LC66508B Series

Item	LC66508B series (Including the EVA850/800-TB665XX tool)	LC66556B, 66558B
System differences • Hardware wait time (number of cycles) when hold mode is cleared	65536 cycles At 4 MHz (Tcyc = 1 μs): about 64 ms	16384 cycles At 4 MHz (Tcyc = 1 μs): about 16 ms
Value of timer 0 at reset (including the value after hold mode is cleared)	The value FF0 is loaded.	The value FFC is loaded.
Differences in the major characteristics Operating power supply voltage/operating speed 	LC66512B, 516B 4.0 to 6.0 V/0.92 to 10 μs LC66E516, P516 4.5 to 5.5 V/0.92 to 10 μs	3.0 to 5.5V/0.92 to 10 μs

1. An RC oscillator cannot be used with the LC66556B and LC66558B

 In addition, certain other output current and comparator input voltage specifications differ. For details, see the individual catalogs for the LC66508B, LC66E516 and LC66P516. Keep these differences in mind when using the LC66E516 and LC66P516 evaluation chips.

Pin Function Overview

Pin	I/O	Function	Output drive type	Option	Value on reset
P00 P01 P02 P03	I/O	 I/O ports P00 to P03 Input or output in 4-bit or 1-bit units P00 to P03 have control functions in HALT mode. 	 P-channel: pull-up MOS type N-channel: small sink current type 	 Either with pull-up MOS or N-channel OD output Reset output level 	High or low (option)
P10 P11 P12 P13	I/O	I/O ports P10 to P13 • Input or output in 4-bit or 1-bit units	 P-channel: pull-up MOS type N-channel: small sink current type 	 Either with pull-up MOS or N-channel OD output Reset output level 	High or low (option)
P20/SI0 P21/SO0 P22/SCK0 P23/INT0	I/O	 I/O ports P20 to P23 Input or output in 4-bit or 1-bit units P20 is also used as the serial input SI0 pin. P21 is also used as the serial output SO0 pin. P22 is also used as the serial clock SCK0 pin. P23 is also used as the INT0 interrupt request, as the timer 0 event counter and for pulse width measurement input. 	 P-channel: CMOS type N-channel: small sink current type +15 V withstand voltage in N-channel OD 	• Either CMOS or N- channel OD output	High
P30/INT1 P31/POUT0 P32/POUT1	I/O	 I/O ports P30 to P32 Input or output in 3-bit or 1-bit units P30 is also used as the INT1 interrupt request. P31 is also used for square wave output from timer 0. P32 is also used for square wave output from timer 1 and PWM output. 	 P-channel: CMOS type N-channel: small sink current type +15 V withstand voltage in N- channel OD 	Either CMOS or N- channel OD output	High
P33/HOLD	1	 Hold mode control input Hold mode is entered if a HOLD instruction is executed when HOLD is low. When in hold mode, the CPU is reactivated by setting HOLD to the high level. P33 can also be used as an input port together with P30 to P32. When P33/HOLD is low, the CPU will not be reset by a low level on RES. Therefore, RES cannot be used in applications that set P33/HOLD low when power is first applied. 			
P40 P41 P42 P43	I/O	 I/O ports P40 to P43 Input or output in 4-bit or 1-bit units I/O in 8-bit units when used in conjunction with P50 to P53 Output of 8-bit ROM data when used in conjunction with P50 to P53 	 P-channel: pull-up MOS type N-channel: small sink current type 	Either CMOS or N- channel OD output	High
P50 P51 P52 P53	I/O	 I/O ports P50 to P53 Input or output in 4-bit or 1-bit units I/O in 8-bit units when used in conjunction with P40 to P43 Output of 8-bit ROM data when used in conjunction with P40 to P43 	 P-channel: pull-up MOS type N-channel: small sink current type 	Either CMOS or N- channel OD output	High

Pin	I/O	Function	Output drive type	Option	Value on reset
P60/SI1 P61/SO1 P62/SCK1 P63/PIN1	I/O	 I/O ports P60 to P63 Input or output in 4-bit or 1-bit units P60 is also used as the serial input SI1 pin. P61 is also used as the serial output SO1 pin. P62 is also used as the serial clock SCK1 pin. P63 is also used as the timer 1 event counter input. 	 P-channel: CMOS type N-channel: small sink current type +15 V withstand voltage in N-channel OD 	• CMOS or N-channel OD output	High
P70 P71 P72 P73	ο	 Dedicated output ports P70 to P73 Output in 4-bit or 1-bit units The latched output data can be read with input instructions. 	 P-channel: pull-up MOS type N-channel: intermediate sink current type +15 V withstand voltage in N- channel OD 	With pull-up MOS transistor or N-channel OD output	High
P80 P81 P82 P83	0	 Dedicated output ports P80 to P83 Output in 4-bit or 1-bit units The latched output data can be read with input instructions. A p-channel OD output option is available. 	 P-channel: CMOS type N-channel: small sink current type 	 CMOS or P-channel OD output The output level at reset 	High or low (option)
P90/INT2 P91/INT3 P92/INT4 P93/INT5	I/O	 I/O ports P90 to P93 Input or output in 4-bit or 1-bit units P90 is also used as the INT2 interrupt request. P91 is also used as the INT3 interrupt request. P92 is also used as the INT4 interrupt request. P93 is also used as the INT5 interrupt request. 	 P-channel: CMOS type N-channel: small sink current type 	CMOS or N-channel OD output	High
PA0 PA1 PA2 PA3	ο	Dedicated output ports PA0 to PA3 Output in 4-bit or 1-bit units The latched output data can be read with input instructions. 	 P-channel: pull-up MOS type N-channel: intermediate sink current type 	 With pull-up MOS or N-channel OD output 	High
PB0 PB1 PB2 PB3	ο	 Dedicated output ports PB0 to PB3 Output in 4-bit or 1-bit units The latched output data can be read with input instructions. 	 P-channel: CMOS type N-channel: small sink current type 	 With pull-up MOS or N-channel OD output 	High
PC0 PC1 PC2/VREF0 PC3/VREF1	I/O	 I/O ports PC0 to PC3 Input or output in 4-bit or 1-bit units PC2 is also used as the VREF0 comparator comparison voltage pin. PC3 is also used as the VREF1 comparator comparison voltage pin. 		CMOS or N-channel OD output	High
PD0/CMP0 PD1/CMP1 PD2/CMP2 PD3/CMP3	I	 Dedicated input ports PD0 to PD3 Can be switched to function as comparator inputs under software control. The comparison voltage for PD0 is VREF0. The comparison voltage for PD1 to PD3 is VREF1. Comparison can be specified in units of PD0, PD1, (PD2, PD3). 			Normal input

Pin	I/O	Function	Output drive type	Option	Value on reset
PE0/TRA PE1/TRB	I	Dedicated input port • Can be switched under software control to function as a three- value input port.			Normal input
OSC1 OSC2	і 0	System clock oscillator connections When an external clock is used, leave OSC2 open and input the signal to OSC1.		 Selection of either a ceramic oscillator or external clock input 	
RES	I	System reset input • The CPU is initialized (reset) if a low level is input to RES when P33/HOLD is at the high level.			
TEST	I	CPU testing This pin must be connected to V _{SS} during normal operation.			
V _{DD} V _{SS}		Power supply connections			

 Note:
 Pull-up MOS output:
 An output with a pull-up MOS transistor

 CMOS output:
 A complementary output

 OD output:
 An open drain output

User Option Types

 Port 0, 1 and 8 reset time output level option The output levels of I/O ports 0, 1 and 8 at reset can be selected from the following two options in 4-bit units.

Option	Conditions and notes
High level output at reset time	Ports 0, 1 and/or 8 in 4-bit sets
Low level output at reset time	Ports 0, 1 and/or 8 in 4-bit sets

2. Oscillator circuit option

Option	Circuit	Conditions and notes
External clock	л оъст	 This input is a Schmitt specification input.
Ceramic oscillator	Ceramic resonator C2	

Note: There is no RC oscillator option.

3. Watchdog timer option

The presence or absence of a program runaway detection function (watchdog timer) can be selected as an option.

4. Port output type option

• One of the following two output circuit options can be selected for each bit in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P7, P9, PA, PB and PC.

Option	Circuit	Conditions and notes
Open drain output	Output data m DSB	P7, PA and PB are output only pins. P2, P3, P6 and P9 are Schmitt inputs.
Built-in pull-up resistor output	Output data	P7, PA and PB are output only pins. P2, P3, P6 and P9 are Schmitt inputs. CMOS outputs (P2, P3, P6, P9 and PC) and pull-up MOS outputs (P0, P1, P4, P5, P7, PA and PB) are differentiated.

• The P8 circuits can be selected from the following two options in bit units.

Option	Circuit	Conditions and notes
Open drain output	Output DSB data	
Built-in pull-up resistor output	Output data	

• The PD comparator inputs and the PE three-value inputs are selected in software.

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0$ V

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V	
	V _{IN} (1)	P2, P3 (except for the P33/HOLD pin) and P6	-0.3 to +15.0	V	1
input voltage	V _{IN} (2)	Other inputs	–0.3 to V _{DD} + 0.3	V	2
Output voltage	V _{OUT} (1)	P2, P3 (except for the P33/HOLD pin), P6, P7 and PA	-0.3 to +15.0	V	1
	V _{OUT} (2)	Other outputs	-0.3 to V _{DD} + 0.3	V	2
	I _{ON} (1)	P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P8, P9 and PC	4	mA	3
Output current per pin	I _{ON} (2)	Р7, РА, РВ	20	mA	3
	-I _{OP} (1)	P0, P1, P4, P5, P7, PA, PB	2	mA	4
	-I _{OP} (2)	P2, P3 (except for the P33/HOLD pin), P6, P8, P9 and PC	4	mA	4
	ΣΙ _{ΟΝ} (1)	P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P7 and P8	75	mA	3
Total nin aurrent	ΣΙ _{ΟΝ} (2)	P0, P1, P9, PA, PB, PC	75	mA	3
Total pin current	-Σl _{OP} (1)	P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P7 and P8	25	mA	4
	-Σl _{OP} (2)	P0, P1, P9, PA, PB, PC	25	mA	4
Allowable power dissipation	Pd max	Ta = -30 to +70°C: DIP64S (QIP64E)	600 (430)	mW	5
Operating temperature	Topr		-30 to +70	°C	
Storage temperature	Tstg		-55 to +125	°C	

Note: 1. Applies to open drain output specification pins. The rating from the "other pin" entry applies for specifications other than the open drain output specification.

2. Levels up to the free-running oscillation level are allowed for the oscillator input and output pins.

3. Inflow current (For P8, the CMOS output specifications apply.)

4. Outflow current (Applies to pull-up output specification and CMOS output specification pins except P8.)

5. We recommend using reflow soldering methods to mount the QFP package version.

Contact your Sanyo sales representative to discuss process conditions if techniques in which the whole package is immersed in a solder bath (solder dip or spray techniques) are used.

Allowable Operating Ranges at Ta = -30 to $+ 70^{\circ}C$, $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V unless specified otherwise

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	V _{DD}	V _{DD}	3.0		5.5	V	
Memory retention supply voltage	V _{DD} (H)	V _{DD} : In hold mode	1.8		5.5	V	
	V _{IH} (1)	P2, P3 (except for the P33/HOLD pin), P6: With the output n-channel transistor off	0.8 V _{DD}		13.5	V	1
Input high level Voltage	V _{IH} (2)	P33/HOLD, P9, RES, OSC1: With the output n-channel transistor off	0.8 V _{DD}		V _{DD}	V	2
input nign ievel voltage	V _{IH} (3)	P0, P1, P4, P5, PC, PD, PE: With the output n-channel transistor off	0.75 V _{DD}		V _{DD}	V	3
	V _{IH} (4)	PE: When three-state input is used	0.8 V _{DD}		V _{DD}	V	
Intermediate level input voltage	V _{IM}	PE: When three-state input is used	0.4 V _{DD}		0.6 V _{DD}	V	
	V _{CMM} (1)	PD0, PC2: When comparator input is used	1.5		V _{DD}	V	
Common-mode input voltage range	V _{CMM} (2)	PD1, PD2, PD3, PC3: When comparator input is used	V _{SS}		V _{DD} - 1.5	V	
	V _{IL} (1)	P2, P3 (except for the P33/HOLD pin), P6, P9, RES, OSC1:N-channel output, transistor off	V _{SS}		0.2 V _{DD}	V	2
	V _{IL} (2)	P33/ HOLD : V _{DD} = 1.8 to 5.5 V	V _{SS}		0.2 V _{DD}	V	
Low level input voltage	V _{IL} (3)	P0, P1, P4, P5, PC, PD, PE, TEST: N-channel output, transistor off	V _{SS}		0.25 V _{DD}	V	3
	V _{IL} (4)	PE: When three-state input is used	V _{SS}		0.2 V _{DD}	V	
Operating frequency (instruction cycle time)	fop (T _{CYC})		0.4 (10)		4.35 (0.92)	MHz (µs)	

Note: 1. Applies to open drain specification pins. However, the rating for V_{IH} (2) applies to the P33/HOLD pin. Ports P2, P3 and P6 cannot be used as input pins when CMOS output specifications are used.

2. Applies to open drain specification pins. P9, which has CMOS output specifications, can be used as input pins.

3. When PE is used as a three-value input, V_{IH} (4), V_{IM} and V_{IL} (4) apply. Port PC cannot be used as input pins when CMOS output specifications are used.

Parameter Symbol			Conditions	min typ max Un			Unit	Note
[External clock input conditions]								
	Frequency	f _{ext}	OSC1: See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option)	0.4		4.35	MHz	
	Pulse width	t _{extH} , t _{extL}	OSC1: See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option)	100			ns	
	Rise and fall times	t _{extR} , t _{extF}	OSC1: See Figure 1. With the signal input to OSC1 and with OSC2 open (with external clock input selected for the oscillator circuit option)			30	ns	

Electrical Characteristics at Ta = -30 to + 70° C, $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 5.5 V unless otherwise specified

	Parameter	arameter Symbol Conditions min typ max Unit		Unit	Note			
		I _{IH} (1)	P2, P3 (except for the P33/HOLD pin), P6: V _{IN} = 13.5 V, N-channel output, transistor off		71	5.0	μA	1
Inp	out high level current	I _{IH} (2)	P0, P1, P4, P5, P9, PC, OSC1, $\overline{\text{RES}}$, P33/ $\overline{\text{HOLD}}$ 2) (except for PD, PE, PC2 and PC3): $V_{IN} = V_{DD}$, N-channel output, transistor off			1.0	μA	1
		I _{IH} (3)	PD, PE, PC2, PC3: V _{IN} = V _{DD} , N-channel output, transistor off			1.0	μA	1
In	sut low lovel ourrent	I _{IL} (1)	Inputs other than PD, PE, PC2, PC3: V _{IN} = V _{SS} , N-channel output, transistor off	-1.0			μA	2
"		I _{IL} (2)	PC2, PC3, PD, PE: V _{IN} = V _{SS} , N-channel output, transistor off	-1.0			μA	2
		V (1)	P2, P3 (except for the P33/ \overline{HOLD} pin), P6, P8, P9, PC: I _{OH} = -1 mA	V _{DD} – 1.0			N	2
		VOH (1)	P2, P3 (except for the P33/ HOLD pin), P6, P8, P9, PC: I _{OH} = -0.1 mA	V _{DD} - 0.5			v	5
Output nign level voltage			P0, P1, P4, P5, P7, PA, PB: I _{OH} = −50 μA	V _{DD} – 1.0			V	4
		V _{OH} (∠)	P0, P1, P4, P5, P7, PA, PB: I _{OH} = −30 μA	V _{DD} - 0.5				4
Ou	Itput pull-up current	I _{PO}	P0, P1, P4, P5, P7, PA, PB: V _{IN} = V _{SS} , V _{DD} = 5.5 V	-1.6			mA	4
οι	itput low level voltage	V _{OL} (1)	P0, P1, P2, P3, P4, P5, P6, P8, P9, PC (except for the P33/HOLD pin): I _{OL} = 1.6 mA			0.4	V	5
		V _{OL} (2)	P7, PA, PB: I _{OL} = 8 mA			1.5	V	
		I _{OFF} (1)	P2, P3, P6, P7, PA: V _{IN} = 13.5 V			5.0	μA	6
Οι	tput off leakage current	I _{OFF} (2)	(except for P2, P3, P6, P7, P8 and PA): $V_{IN} = V_{DD}$			1.0	μA	6
		I _{OFF} (3)	P8: V _{IN} = V _{SS}	-1.0			μA	7
	marator offset voltage	V _{OFF} (1)	PD1, PD2, PD3: $V_{IN} = V_{SS}$ to $V_{DD} - 1.5$ V		±50	±300	mV	
	inparator onset voltage	V _{OFF} (2)	PD0: $V_{IN} = 1.5 \text{ V to } V_{DD}$		±50	±300	mV	
[S	chmitt characteristics]							
	Hysteresis voltage	V _{HIS}			0.1 V _{DD}		V	
	High level threshold voltage	Vt H	P2, P3, RES, P6, P9, OSC1, (RC, EXT)	0.5 V _{DD}		0.8 V _{DD}	V	
Low level threshold voltage Vt L		Vt L		0.2 V _{DD}		0.5 V _{DD}	V	
[C	eramic oscillator]							
	Oscillator frequency	f _{CF}	OSC1, OSC2: See Figure 2, 4 MHz		4.0		MHz	
	Oscillator stabilization time	t _{CFS}	See Figure 3, 4 MHz			10	ms	

Note: 1. Common input and output ports with open-drain output specifications are specified for the state with the output N-channel transistor turned off. These pins cannot be used for input when the CMOS output specification option is selected.

 Common input and output ports with open-drain output specifications are specified for the state with the output N-channel transistor turned off. Ratings for pull-up output specification pins are stipulated for the output pull-up current IPO. These pins cannot be used for input when the CMOS output specification option is selected.

3. Stipulated for CMOS output specifications with the output N-channel transistor in the off state. (This also applies to P8 when P-channel open drain is selected.)

4. Stipulated for pull-up output specifications with the output N-channel transistor in the off state.

5. Stipulated for P8 with CMOS output specifications.

6. Stipulated for open drain output specifications with the output N-channel transistor in the off state.

7. Stipulated for open drain output specifications with the output P-channel transistor in the off state.

	Param	eter	Symbol	Conditions	min	typ	max	Unit	Note
[S	erial clock]								
	Cuele time	Input			0.9			μs	
	Cycle lime	Output	¹ CKCY		2.0			T _{CYC}	
	Low level/high Input		t _{CKL}	SCK0, SCK1: With the timing from Figure 4 and the test load from Figure 5	0.4			μs	
	level pulse widths	Output	^t скн	the test load non'r igure 5	1.0			T _{CYC}	
	Rise/fall times	Output	t _{CKR} , t _{CKF}				0.1	μs	
[S	erial input]								
	Data setup time)	t _{ICK}	S10, SI1, SI0, SI1: With the timing in Figure 4.	0.3			μs	
	Data hold time		t _{CKI}	for SCK0 and SCK1.	0.3			μs	
[S	erial output]								
	Output delay time t _{CKO}			SO0, SO1: With the timing from Figure 5 and the test load from Figure 5. Stipulated with respect to the falling edge for SCK0 and SCK1.					
[P	[Pulse input conditions]								
	INT0 High and low level pulse widths		t _{IOH} , t _{IOL}	INT0, See Figure 6: Conditions such that the INT0 interrupt is accepted Conditions such that timer 0 event counter and pulse width measurement inputs are accepted	2	2 T _{CYC}		T _{CYC}	
	High and low lev interrupt inputs o	el pulse widths for ther than INT0	t _{I1H,} t _{I1L}	INT1, INT2, INT3, INT4, INT5, See Figure 6: Conditions such that all interrupts are accepted	2			T _{CYC}	
	PIN1 High and low le	vel pulse widths	t _{PINH} , t _{PINL}	PIN1, See Figure 6: Conditions such that timer 1 event counter inputs are accepted	2			T _{CYC}	
	RES High and low le	vel pulse widths	t _{RSH} , t _{RSL}	RES, See Figure 6: Conditions such that reset can occur	3			T _{CYC}	
Co	omparator respons	se speed	T _{RS}	PD, See Figure 7			20	ms	
<u> </u>	porating mode our	ront drain	Lon	V _{DD} : 4 MHz ceramic oscillator		3.0	5.0	mA	0
			DD ob	V _{DD} : 4 MHz external clock		3.0	5.0	mA	0
Ц		drain	1	V _{DD} : 4 MHz ceramic oscillator		1.0	2.0	mA	
			'DDHALT	V _{DD} : 4 MHz external clock		1.0	2.0	mA	
Н	old mode current o	drain	IDDHOLD	V_{DD} : $V_{DD} = 1.8$ to 5.5 V		0.01	10	μΑ	

Note: 8. Reset state













Table 1 Ceramic	Oscillator	Guaranteed	Constants
-----------------	------------	------------	-----------

		C1 = 33 pF ± 10%		C1 = 33 pF ± 10%	
External capacitance	4 MHz (Murata Mtg. Co., Ltd.) CSA4.00MG	C1 = 33 pF ± 10%	4 MHz (Kyocera Corporation) KBR4 0 MS	C1 = 33 pF ± 10%	
		$Rd = 0 \Omega$		Rd = 0 Ω	
Internal capacitance	4 MHz (Murata Mfg. Co., Ltd.) CST4.00MG		4 MHz (Kyocera Corporation) KBR4.0MES		



Figure 4 Serial I/O Timing



TEST

point O

 $R = 1 k\Omega$

 $\frac{1}{T}$ C=50pF

 \overline{m}







Figure 7 Comparator Response Speed Trs Timing

Application Development Tools

Programs for the LC66556B and LC66558B microprocessors are developed on an IBM-PC compatible personal computer running the MS-DOS operating system. A cross assembler and other tools are available. To make application development more convenient, Sanyo also provides a program debugging unit (EVA850/800), an evaluation board (EVA850/800-TB665XX), an evaluation chip (LC66599) and an on-chip EPROM microprocessor (LC66E516).



Structure of the Application Development Tools

1. Program debugging unit (EVA850/800)

This is an emulator that provides functions for EPROM writing and serial data communications with external equipment (such as a host computer). It supports application development in machine language and program modification. Its main debugging functions include breaking, stepping and tracing. (The MPM665XX is used for the EVA850/800 monitor ROM.)

2. Evaluation chip board (EVA800/850-TB665XX)

The evaluation chip signals and ports are output to the 64-pin connector and when the output cable is connected, the evaluation chip board converts these signals to the same pin assignments as those on the mass production chip. The evaluation chip board includes jumpers for setting options and other states and these jumper settings allow the evaluation chip to implement the same I/O circuit types and functions as the mass production chip. However, there are differences in the hold mode clear timing and the electrical characteristics.

Jumpers

Туре	OSC			Reset method	Power supply to the user application board			
Jumper	Jumper Jumper 1 (J1)		Jumper 2 (J2:RES)		Jumper 3 (J3:V _{DD})			
lumper cetting and made	EXT	External oscillator (external clock)	INT (a)	Reset by a RUN instruction from the host computer.	ON (a)	V _{DD} is supplied to the user application printed circuit board through the evaluation chip board.		
	RC	RC oscillator	EVT (b)	Reset by the reset circuit on		Separate power supplies on the user		
	CF	CF oscillator		circuit board.		the evaluation chip board		

Switches (SW1)

Туре		F		Watchdog timer presence or absence setting					
Switch		P0S		P1S		P8S	WDC		
Switch setting	ON	Port 0 high	ON	Port 1 high	ON	Port 8 high	ON	Watchdog timer present	
and mode	OFF	Port 0 low	OFF	Port 1 low	OFF	Port 8 low	OFF	Watchdog timer absent	

Note: Switches RC0 and RC1 must both be set to the on position.

Switches SW2 to SW14: Pull-up resistor option settings

- 1. Set the corresponding switch to the on position for built-in pull-up resistors and set the switch to the off position for open drain output. (SW10 is used for the port 8 pull-down resistor setting.)
- 2. These settings can be specified for individual pins.

3. Cross assembler

Cross assembler (file name)	Object microprocessors	Limitations on program creation				
LC66S. EXE	LC66562B/566B (LC66E516/P516) (LC66599)	SB instruction limit • LC66556B: • LC66558B: • LC66E516/P516: • LC66599:	ations SB0, SB1, SB2 and SB3 cannot be used SB0, SB1, SB2 and SB3 cannot be used SB0, SB1, SB2 and SB3 can be used SB0, SB1, SB2 and SB3 can be used			

4. Simulation chip (See the LC66E516 individual product catalog for more details.)

The LC66E516 simulation chip is an on-chip EPROM microprocessor. Mounted configuration operation can be confirmed in the application product by using a dedicated conversion board (the W66E516DH for DIC products and the W66E516QH for QFP products) and writing programs with a commercial PROM writer.

• Form

The LC66E516 has a pin assignment and functions identical to those of the LC66556B and LC66558B. However, there are differences in the hold mode clear timing and the electrical characteristics. The figure below shows the pin assignment .

The figure below shows the pin assignment.

• Options

The options (the port 0, 1 and 8 levels at reset, the watchdog timer and the port output circuit types) for the microprocessor to be evaluated can be specified by EPROM data. This allows evaluation with the same peripheral circuits as those that will be used in the mass production product.

Pin Assignments



LC665XX Series Instruction Table (by function)

Abbreviations:

AC:	Accumulato
-	F

- E: E register
- CF: Carry flag
- ZF: Zero flag
- HL: Data pointer DPH, DPL
- XY: Data pointer DPX, DPY
- M: Data memory
- M (HL): Data memory pointed to by the DPH, DPL data pointer
- M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer
- M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer SP: Stack pointer
- M2 (SP): Two words of data memory pointed to by the stack pointer
- M4 (SP): Four words of data memory pointed to by the stack pointer
- in: n bits of immediate data
- t2: Bit specification

t2	11	10	01	00
Bit	2 ³	2 ²	2 ¹	2 ⁰

- PCh: Bits 8 to 11 in the PC
- PCm: Bits 4 to 7 in the PC
- PC1: Bits 0 to 3 in the PC
- Fn: User flag, n = 0 to 15
- TIMER0: Timer 0
- TIMER1: Timer 1
- SIO: Serial register
- P: Port
- P (i4): Port indicated by 4 bits of immediate data
- INT: Interrupt enable flag
- (), []: Indicates the contents of a location
- \leftarrow : Transfer direction, result
- \forall : Exclusive or
- A : Logical and
- v: Logical or
- +: Addition
- -: Subtraction
- —: Taking the one's complement

LC66556B, 66558B

	Maamania	Instruct	on code	er of	er of	Operation	Description	Affected	Nata
	Minemonic	D ₇ D ₆ D ₅ D ₄	$D_3 D_2 D_1 D_0$	Numb	Numb	Operation	Description	bits	Note
[Accumula	ator manipulation instru	uctions]		•		•		•	
CLA	Clear AC	1000	0 0 0 0	1	1	$AC \leftarrow 0$ (Equivalent to LAI 0.)	Clear AC.	ZF	Has a vertical skip function.
DAA	Decimal adjust AC in addition	1 1 0 0 0 0 1 0	1 1 1 1 0 1 1 0	2	2	$AC \leftarrow (AC) + 6$ (Equivalent to ADI 6.)	Add six to AC.	ZF	
DAS	Decimal adjust AC in subtraction	1 1 0 0 0 0 1 0	1 1 1 1 1 0 1 0	2	2	$AC \leftarrow (AC) + 10$ (Equivalent to ADI 0AH.)	Add 10 to AC.	ZF	
CLC	Clear CF	0 0 0 1	1 1 1 0	1	1	$CF \leftarrow 0$	Clear CF to 0.	CF	
STC	Set CF	0 0 0 1	1 1 1 1	1	1	$CF \leftarrow 1$	Set CF to 1.	CF	
СМА	Complement AC	0 0 0 1	1000	1	1	$AC \leftarrow \overline{(AC)}$	Take the one's complement of AC.	ZF	
IA	Increment AC	0 0 0 1	0 1 0 0	1	1	$AC \leftarrow (AC) + 1$	Increment AC.	ZF, CF	
DA	Decrement AC	0 0 1 0	0 1 0 0	1	1	$AC \gets (AC) - 1$	Decrement AC.	ZF, CF	
RAR	Rotate AC right through CF	0 0 0 1	0 0 0 0	1	1	$\begin{array}{l} AC_3 \leftarrow (CF), \\ ACn \leftarrow (ACn + 1), \\ CF \leftarrow (AC_0) \end{array}$	Shift AC (including CF) right.	CF	
RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	$\begin{array}{l} AC_0 \leftarrow (CF), \\ ACn + 1 \leftarrow (ACn), \\ CF \leftarrow (AC_3) \end{array}$	Shift AC (including CF) left.	CF, ZF	
TAE	Transfer AC to E	0 1 0 0	0 1 0 1	1	1	$E \gets (AC)$	Move the contents of AC to E.		
TEA	Transfer E to AC	0 1 0 0	0 1 1 0	1	1	$AC \gets (E)$	Move the contents of E to AC.	ZF	
XAE	Exchange AC with E	0 1 0 0	0 1 0 0	1	1	$(AC) \leftrightarrow (E)$	Exchange the contents of AC and E.		
[Memory	manipulation instruction	ns]	-			-	-		-
м	Increment M	0 0 0 1	0 0 1 0	1	1	M (HL) ← [M (HL)] + 1	Increment M (HL).	ZF, CF	
DM	Decrement M	0 0 1 0	0 0 1 0	1	1	M (HL) ← [M (HL)] − 1	Decrement M (HL).	ZF, CF	
IMDR i8	Increment M direct	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	M (i8) ← [M (i8)] + 1	Increment M (i8).	ZF, CF	
DMDR i8	Decrement M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{matrix} 0 & 0 & 1 & 1 \\ I_3 & I_2 & I_1 & I_0 \end{matrix}$	2	2	M (i8) ← [M (i8)] – 1	Decrement M (i8).	ZF, CF	
SMB t2	Set M data bit	0 0 0 0	1 1 t ₁ t ₀	1	1	[M (HL), t2] ← 1	Set the bit in M (HL) specified by t0 and t1 to 1.		
RMB t2	Reset M data bit	0 0 1 0	1 1 t ₁ t ₀	1	1	[M (HL), t2] ← 0	Clear the bit in M (HL) specified by t0 and t1 to 0.	ZF	
[Arithmeti	c, logic and compariso	n instructions]				1	1		
AD	Add M to AC	0000	0 1 1 0	1	1	AC ← (AC) + [M (HL)]	Add the contents of AC and M (HL) as two's complement values and store the result in AC.	ZF, CF	
ADDR i8	Add M direct to AC	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	AC ← (AC) + [M (i8)]	Add the contents of AC and M (i8) as two's complement values and store the result in AC.	ZF, CF	
ADC	Add M to AC with CF	0000	0010	1	1	AC ← (AC) + [M (HL)] + (CF)	Add the contents of AC, M (HL) and CF as two's complement values and store the result in AC.	ZF, CF	
ADI i4	Add immediate data to AC	1 1 0 0 0 0 1 0	1 1 1 1 I ₃ I ₂ I ₁ I ₀	2	2	$\begin{array}{l} AC \leftarrow (AC) + \\ I_3, I_2, I_1, I_0 \end{array}$	Add the contents of AC and the immediate data as two's complement values and store the result in AC.	ZF	
SUBC	Subtract AC from M with CF	0 0 0 1	0 1 1 1	1	1	AC ← [M (HL)] – (AC) – (CF)	Subtract the contents of AC and CF from M (HL) as two's complement values and store the result in AC.	ZF, CF	CF will be zero if there was a borrow and one otherwise.
ANDA	And M with AC then store AC	0000	0 1 1 1	1	1	AC ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in AC.	ZF	
ORA	Or M with AC then store AC	0 0 0 0	0 1 0 1	1	1	AC ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in AC.	ZF	

		Instruction code	er of	er of			Affected	
	Mnemonic	$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	Vumbe	Numbe	Operation	Description	status bits	Note
[Arithmeti	ic, logic and compariso	n instructions]			1	1	1	I
EXL	Exclusive or M with AC then store AC	0 0 0 1 0 1 0 1	1	1	$\begin{array}{l} AC \leftarrow (AC) \\ [M (HL)] \end{array}$	Take the logical exclusive or of AC and M (HL) and store the result in AC.	ZF	
ANDM	And M with AC then store M	0 0 0 0 0 0 1 1	1	1	M (HL) ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in M (HL).	ZF	
ORM	Or M with AC then store M	0 0 0 0 0 1 0 0	1	1	M (HL) ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in M (HL).	ZF	
						Compare the contents of AC and M (HL) and set or clear CF and ZF according to the result.		
СМ	Compare AC with M	0 0 0 1 0 1 1 0	1	1	[M (HL)] + (AC) + 1	Magnitude comparison CF ZF	ZF, CF	
						$ \begin{bmatrix} [M (HL)] > (AC) & 0 & 0 \\ [M (HL)] = (AC) & 1 & 1 \\ [M (HL)] < (AC) & 1 & 0 \\ \end{bmatrix} $		
						Compare the contents of AC and the immediate data $I_3 I_2 I_1 I_0$ and set or clear CF and ZF according to the result.		
CI i4	Compare AC with immediate data	$ \begin{vmatrix} 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 \\ \end{vmatrix} \begin{vmatrix} 1 & 0 & 1 & 0 \\ 0 & 1 & 0 \\ \end{vmatrix} \begin{vmatrix} 1 & 1 & 1 & 1 \\ 0 & 1 & 0 \\ \end{vmatrix} $	2	2	$\overline{I_3 I_2 I_1 I_0}$ + (AC) + 1	$\begin{array}{c c} Magnitude \\ comparison \end{array} CF ZF \\ \hline I_3 I_2 I_1 I_0 > AC & 0 & 0 \\ I_4 I_4 I_4 I_4 AC & 1 & 1 \\ \end{array}$	ZF, CF	
						$\begin{bmatrix} 1_3 & 1_2 & 1_1 & 0 \\ 1_3 & 1_2 & 1_1 & 0 \\ \end{bmatrix} = AC \qquad \begin{bmatrix} 1 & 1 \\ 1 & 0 \end{bmatrix}$		
CLI i4	Compare DP _L with immediate data	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$\begin{array}{l} ZF \leftarrow 1 \\ if \ (DP_{L}) = I_3 \ I_2 \ I_1 \ I_0 \\ ZF \leftarrow 0 \\ if \ (DP_{L}) \neq I_3 \ I_2 \ I_1 \ I_0 \end{array}$	Compare the contents of DP _L with the immediate data. Set ZF if identical and clear ZF if not.	ZF	
CMB t2	Compare AC bit with M data bit	1 1 0 0 1 1 1 1 1 1 0 1 0 0 t ₁ t ₀	2	2	$ \begin{array}{l} ZF \leftarrow 1 \\ if \ (AC, t2) = [M \ (HL), \\ t2] \\ ZF \leftarrow 0 \\ if \ (AC, t2) \neq [M \ (HL), \\ t2] \end{array} $	Compare the corresponding bits specified by t0 and t1 in AC and M (HL). Set ZF if identical and clear ZF if not.	ZF	
[Load and	d store instructions]				1	1	1	
LAE	Load AC and E from M2 (HL)	0 1 0 1 1 1 0 0	1	1	$\begin{array}{l} AC \leftarrow M \; (HL), \\ E \leftarrow M \; (HL+1) \end{array}$	Load the contents of M2 (HL) into AC, E.		
LAI i4	Load AC with immediate data	1 0 0 0 ₃ ₂ ₁ ₀	1	1	$AC \gets I_3 I_2 I_1 I_0$	Load the immediate data into AC.	ZF	Has a vertical skip function
LADR i8	Load AC from M direct	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	2	AC ← [M (i8)]	Load the contents of M (i8) into AC.	ZF	
S	Store AC to M	0 1 0 0 0 1 1 1	1	1	$M\;(HL) \gets (AC)$	Store the contents of AC into M (HL).		
SAE	Store AC and E to M2 (HL)	0 1 0 1 1 1 1 0	1	1	M (HL) ← (AC) M (HL + 1) ← (E)	Store the contents of AC, E into M2 (HL).		
LA reg	Load AC from M (reg)	0 1 0 0 1 0 t ₀ 0	1	1	$AC \gets [M \ (reg)]$	Load the contents of M (reg) into AC. The reg is either HL or XY depending on t_0 . $\begin{tabular}{c} \hline reg & t_0 \\ \hline HL & 0 \\ XY & 1 \\ \hline \end{tabular}$	ZF	

LC66556B, 66558B

Continued from preceding page.

		Instructi	on code	er of	er of			Affected		
	Mnemonic	D ₇ D ₆ D ₅ D ₄	$D_3 D_2 D_1 D_0$	Numbo Dytes	Numbe	Operation	Description	status bits	Note	
[Load and	[Load and store instructions]									
LA reg, I	Load AC from M (reg) then increment reg	0 1 0 0	1 0 t ₀ 1	1	2	$\begin{array}{l} AC \leftarrow [M \ (reg)] \\ DP_L \leftarrow (DP_L) + 1 \\ or \ DP_Y \leftarrow (DP_Y) + 1 \end{array}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then increment the contents of either DP_L or DP_Y . The relationship between t_0 and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of incrementing DP_L or DP_Y .	
LA reg, D	Load AC from M (reg) then decrement reg	0 1 0 1	1 0 t ₀ 1	1	2	$\begin{array}{l} \text{AC} \leftarrow [\text{M} (\text{reg})] \\ \text{DP}_L \leftarrow (\text{DP}_L) - 1 \\ \text{or} \ \text{DP}_Y \leftarrow (\text{DP}_Y) - 1 \end{array}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then decrement the contents of either DP_L or DP_Y . The relationship between t_0 and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of decrementing DP_L or DP_Y .	
XA reg	Exchange AC with M (reg)	0 1 0 0	1 1 t ₀ 0	1	1	(AC) ← [M (reg)]	Exchange the contents of M (reg) and AC. The reg is either HL or XY depending on t_0 . $\begin{tabular}{c} \hline reg & t_0 \\ \hline HL & 0 \\ XY & 1 \\ \hline \end{tabular}$			
XA reg, I	Exchange AC with M (reg) then increment reg	0 1 0 0	1 1 t ₀ 1	1	2	$\begin{array}{l} (AC) \leftarrow [M \ (reg)] \\ DP_L \leftarrow (DP_L) + 1 \\ or \ DP_Y \leftarrow (DP_Y) + 1 \end{array}$	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP _L or DP _Y . The relationship between t_0 and reg is the as that for the XA reg instruction.	ZF	ZF is set according to the result of incrementing DP _L or DP _Y .	
XA reg, D	Exchange AC with M (reg) then decrement reg	0 1 0 1	1 1 t ₀ 1	1	2	$\begin{array}{l} (AC) \leftarrow [M \ (reg)] \\ DP_L \leftarrow (DP_L) - 1 \\ or \ DP_Y \leftarrow (DP_Y) - 1 \end{array}$	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP_L or DP_Y . The relationship between t_0 and reg is the as that for the XA reg instruction.	ZF	ZF is set according to the result of decrementing DP _L or DP _Y .	
XADR i8	Exchange AC with M direct	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	(AC) ← [M (i8)]	Exchange the contents of AC and M (i8).			
LEAI i8	Load E & AC with immediate data	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$\begin{array}{l} E \leftarrow I_7 \ I_6 \ I_5 \ I_4 \\ AC \leftarrow I_3 \ I_2 \ I_1 \ I_0 \end{array}$	Load the immediate data i8 into E, AC.			
RTBL	Read table data from program ROM	0 1 0 1	1010	1	2	E, AC ← [ROM (PCh, E, AC)]	Load into E, AC the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.			
RTBLP	Read table data from program ROM then output to P4, 5	0 1 0 1	1000	1	2	Port 4, 5 ← [ROM (PCh, E, AC)]	Output from ports 4 and 5 the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.			
[Data pointer manipulation instructions]										
LDZ i4	Load DP _H with zero and DP _L with immediate data respectively	0 1 1 0	I ₃ I ₂ I ₁ I ₀	1	1	$\begin{array}{l} DP_{H} \gets 0 \\ DPL \gets I_3 I_2 I_1 I_0 \end{array}$	Load zero into DP_{H} and the immediate data i4 into DP_{L} .			
LHI i4	Load DP _H with immediate data	1 1 0 0 0 0 0 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	2	$DP_H \gets I_3 I_2 I_1 I_0$	Load the immediate data i4 into DP _H .			
LLI i4	Load DP _L with immediate data	1 1 0 0 0 0 0 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$DP_{L} \gets I_3 I_2 I_1 I_0$	Load the immediate data i4 into DP _L .			
LHLI i8	Load DP _H , DP _L with immediate data	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$\begin{array}{c} DP_{H} \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_{L} \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$	Load the immediate data into DL_{H} , DP_{L} .			
LXYI i8	Load DP_X , DP_Y with immediate data	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$\begin{array}{c} DP_X \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_Y \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$	Load the immediate data into DL_X , DP_Y .			

Mnemonic		Instructi	on code	er of	r of			Affected		
		D ₇ D ₆ D ₅ D ₄	$D_{3} D_{2} D_{1} D_{0}$	Jumbe	lumbe	Operation	Description	status bits	Note	
[Data pointer manipulation instructions]										
IL	Increment DPL	0 0 0 1	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) + 1$	Increment the contents of DP_{L} .	ZF		
DL	Decrement DPL	0 0 1 0	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) - 1$	Decrement the contents of DP_{L} .	ZF		
IY	Increment DP _Y	0001	0011	1	1	$DP_Y \gets (DP_Y) + 1$	Increment the contents of DP_{Y} .	ZF		
DY	Decrement DP _Y	0010	0 0 1 1	1	1	$DP_Y \gets (DP_Y) - 1$	Decrement the contents of DP_{Y} .	ZF		
ТАН	Transfer AC to DP _H	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 0	2	2	$DP_H \leftarrow (AC)$	Transfer the contents of AC to DP _H .			
THA	Transfer DP _H to AC	1 1 0 0 1 1 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$AC \gets (DP_H)$	Transfer the contents of DP _H to AC.	ZF		
ХАН	Exchange AC with DP _H	0 1 0 0	0 0 0 0	1	1	$(AC) \leftrightarrow (DP_H)$	Exchange the contents of AC and DP_{H} .			
TAL	Transfer AC to DPL	1 1 0 0 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$DP_L \gets (AC)$	Transfer the contents of AC to DP_{L} .			
TLA	Transfer DP _L to AC	1 1 0 0 1 1 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$AC \gets (DP_L)$	Transfer the contents of DP _L to AC.	ZF		
XAL	Exchange AC with DP _L	0 1 0 0	0 0 0 1	1	1	$(AC) \leftrightarrow (DP_L)$	Exchange the contents of AC and DP_{L} .			
ТАХ	Transfer AC to DP_X	1 1 0 0 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$DP_X \gets (AC)$	Transfer the contents of AC to DP_{X} .			
TXA	Transfer DP _X to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 0	2	2	$AC \gets (DP_X)$	Transfer the contents of DP_X to AC.	ZF		
XAX	Exchange AC with DP _X	0 1 0 0	0 0 1 0	1	1	$(AC) \leftrightarrow (DP_X)$	Exchange the contents of AC and DP_X .			
TAY	Transfer AC to DP _Y	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 1	2	2	$DP_Y \gets (AC)$	Transfer the contents of AC to DP_{Y} .			
TYA	Transfer DP _Y to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 1	2	2	$AC \gets (DP_{Y})$	Transfer the contents of DP_Y to AC.	ZF		
XAY	Exchange AC with DP _Y	0 1 0 0	0011	1	1	$(AC) \leftrightarrow (DP_Y)$	Exchange the contents of AC and DP_{Y} .			
[Flag mar	nipulation instructions]	1				I	1	1	1	
SFB n4	Set flag bit	0 1 1 1	n ₃ n ₂ n ₁ n ₀	1	1	Fn ← 1	Set the flag specified by n4 to 1.			
RFB n4	Reset flag bit	0 0 1 1	n ₃ n ₂ n ₁ n ₀	1	1	Fn ← 0	Reset the flag specified by n4 to 0.	ZF		
[Jump an	d subroutine instructior	is]	1			1	1	1		
JMP addr	Jump in the current bank	1 1 1 0 P ₇ P ₆ P ₅ P ₄	P ₁₁ P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	PC13, 12 ← PC13, 12 PC11 to 0 ← P ₁₁ to P ₀	Jump to the location in the same bank specified by the immediate data P12.		This becomes PC12 + (PC12) immediately following a BANK instruction.	
JPEA	Jump to the address stored at E and AC in the current page	0 0 1 0	0 1 1 1	1	1	$\begin{array}{l} \text{PC13 to 8} \leftarrow \\ \text{PC13 to 8}, \\ \text{PC7 to 4} \leftarrow (\text{E}), \\ \text{PC3 to 0} \leftarrow (\text{AC}) \end{array}$	Jump to the location determined by replacing the lower 8 bits of the PC by E, AC.			
CAL addr	Call subroutine	0 1 0 1 P ₇ P ₆ P ₅ P ₄	0 P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} {\sf PC13 \ to \ 11 \leftarrow 0,} \\ {\sf PC10 \ to \ 0 \leftarrow} \\ {\sf P}_{10} \ to \ {\sf P}_{0}, \\ {\sf M4 \ (SP) \leftarrow} \\ ({\sf CF}, \ {\sf ZF}, \ {\sf PC13 \ to \ 0}), \\ {\sf SP \leftarrow} \ ({\sf SP})\text{-}4 \end{array}$	Call a subroutine.			
CZP addr	Call subroutine in the zero page	1010	P ₃ P ₂ P ₁ P ₀	1	2	$\begin{array}{l} PC13 to 6, \\ PC10 \leftarrow 0, \\ PC5 to 2 \leftarrow P_3 to P_0, \\ M4 (SP) \leftarrow \\ (CF, ZF, PC12 to 0), \\ SP \leftarrow SP-4 \end{array}$	Call a subroutine on page 0 in bank 0.			
BANK	Change bank	0 0 0 1	1 0 1 1	1	1		Change the memory bank and register bank.			

LC66556B, 66558B

Continued from preceding page.

Macmonio		Instructi	on code	ber of	ber of	Operation	Description	Affected	Note	
	WITEHTOTIC	$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Numb	Numb	Operation	Description	bits	Note	
[Jump and subroutine instructions]										
PUSH reg	Push reg on M2 (SP)	1 1 0 0 1 1 1 1	1 1 1 1 1 i ₁ i ₀ 0	2	2	M2 (SP) ← (reg) SP ← (SP)-2	Store the contents of reg in M2 (SP). Subtract 2 from SP after the store. $\begin{tabular}{c} \hline reg & i_1 & i_0 \\ \hline HL & 0 & 0 \\ XY & 0 & 1 \\ AE & 1 & 0 \\ \hline Illegal & 1 & 1 \\ \end{tabular}$			
POP reg	Pop reg off M2 (SP)	1 1 0 0 1 1 1 0	1 1 1 1 1 i ₁ i ₀ 0	2	2	$\begin{array}{l} SP \leftarrow (SP) + 2 \\ reg \leftarrow \ [M2\ (SP)] \end{array}$	Add 2 to SP and then load the contents of M2(SP) into reg. The relation between i1i0 and reg is the same as that for the PUSH reg instruction.			
RT	Return from subroutine	0 0 0 1	1 1 0 0	1	2	$\begin{array}{l} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4\ (SP)] \end{array}$	Return from a subroutine or interrupt handling routine. ZF and CF are not restored.			
RTI	Return from interrupt routine	0 0 0 1	1 1 0 1	1	2		Return from a subroutine or interrupt handling routine. ZF and CF are restored.	ZF, CF		
[Branch ir	nstructions]	•	•		·	·		•		
BAt2 addr	Branch on AC bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ \text{P}_7 \ \text{P}_6 \ \text{P}_5 \ \text{P}_4 \\ \text{P}_3 \ \text{P}_2 \ \text{P}_1 \ \text{P}_0 \\ \text{if } (\text{AC, t2}) = 1 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in AC specified by the immediate data $t_1 t_0$ is 1.			
BNAt2 addr	Branch on no AC bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ \text{P}_7 \text{P}_6 \text{P}_5 \text{P}_4 \\ \text{P}_3 \text{P}_2 \text{P}_1 \text{P}_0 \\ \text{if (AC, t2)} = 0 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in AC specified by the immediate data $t_1 t_0$ is 0.			
BMt2 addr	Branch on M bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [M (HL),t2] = 1	Branch to the location in the same page specified by P_7 to P_0 if the bit in M (HL) specified by the immediate data $t_1 t_0$ is 1.			
BNMt2 addr	Branch on no M bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [M (HL),t2] = 0	Branch to the location in the same page specified by P_7 to P_0 if the bit in M (HL) specified by the immediate data $t_1 t_0$ is 0.			
BPt2 addr	Branch on Port bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [P (DP _L), t2] = 1	Branch to the location in the same page specified by P_7 to P_0 if the bit in port (DP _L) specified by the immediate data $t_1 t_0$ is 1.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.	
BNPt2 addr	Branch on no Port bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [P (DP _L), t2] = 0	Branch to the location in the same page specified by P_7 to P_0 if the bit in port (DPL) specified by the immediate data $t_1 t_0$ is 0.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.	

Manazzia		Instructi	on code	er of	er of			Affected		
	Minemonic	$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Numb bytes	Numb	Operation	Description	bits	Note	
[Branch instructions]										
BC addr	Branch on CF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (CF) = 1	Branch to the location in the same page specified by P_7 to P_0 if CF is 1			
BNC addr	Branch on no CF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (CF) = 0	Branch to the location in the same page specified by P_7 to P_0 if CF is 0.			
BZ addr	Branch on ZF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (ZF) = 1	Branch to the location in the same page specified by P_7 to P_0 if ZF is 1.			
BNZ addr	Branch on no ZF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (ZF) = 0	Branch to the location in the same page specified by P_7 to P_0 if ZF is 0.			
BFn4 addr	Branch on flag bit	1 1 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} PC7 \text{ to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if (Fn)} = 1 \end{array}$	Branch to the location in the same page specified by P_0 to P_7 if the flag (of the 16 user flags) specified by $n_3 n_2 n_1 n_0$ is 1.			
BNFn4 addr	Branch on no flag bit	1 0 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (Fn) = 0	Branch to the location in the same page specified by P_0 to P_7 if the flag (of the 16 user flags) specified by $n_3 n_2 n_1 n_0$ is 0.			
[I/O instru	uctions]						1			
IP0	Input port 0 to AC	0010	0 0 0 0	1	1	$AC \leftarrow (P0)$	Input the contents of port 0 to AC.	ZF		
IP	Input port to AC	0 0 1 0	0 1 1 0	1	1	$AC \gets [P \ (DP_L)]$	Input the contents of port P (DP_L) to AC.	ZF		
IPM	Input port to M	0 0 0 1	1001	1	1	$M\;(HL) \gets [P\;(DP_{L})]$	Input the contents of port P (DP_L) to M (HL).			
IPDR i4	Input port to AC direct	1 1 0 0 0 1 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	AC ← [P (i4)]	Input the contents of P (i4) to AC.	ZF		
IP45	Input port 4, 5 to E, AC respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 0	2	2	E ← [P (4)] AC ← [P (5)]	Input the contents of ports P (4) and P (5) to E and AC respectively.			
OP	Output AC to port	0 0 1 0	0 1 0 1	1	1	$P \; (DP_L) \gets (AC)$	Output the contents of AC to port P (DP_L).			
ОРМ	Output M to port	0 0 0 1	1010	1	1	$P \; (DP_L) \gets [M \; (HL)]$	Output the contents of M (HL) to port P (DP_L).			
OPDR i4	Output AC to port direct	1 1 0 0 0 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	P (i4) ← (AC)	Output the contents of AC to P (i4).			
OP45	Output E, AC to port 4, 5 respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 1	2	2	P (4) ← (E) P (5) ← (AC)	Output the contents of E and AC to ports P (4) and P (5) respectively.			
SPB t2	Set port bit	0000	1 0 t ₁ t ₀	1	1	[P (DP _L), t2] ← 1	Set to one the bit in port P (DP _L) specified by the immediate data $t_1 t_0$.			
RPB t2	Reset port bit	0 0 1 0	1 0 t ₁ t ₀	1	1	$[P (DP_{L}), t2] \gets 0$	Clear to zero the bit in port P (DP _L) specified by the immediate data $t_1 t_0$.	ZF		
ANDPDR i4, p4	And port with immediate data then output	1 1 0 0 I ₃ I ₂ I ₁ I ₀	0 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} P \; (P_3 \text{ to } P_0) \leftarrow \\ [P \; (P_3 \text{ to } P_0)] \lor \\ I_3 \text{ to } I_0 \end{array}$	Take the logical and of P (P ₃ to P ₀) and the immediate data $I_3 I_2 I_1 I_0$ and output the result to P (P ₃ to P ₀).	ZF		
ORPDR i4, p4	Or port with immediate data then output	$\begin{bmatrix} 1 & 1 & 0 & 0 \\ I_3 & I_2 & I_1 & I_0 \end{bmatrix}$	0 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} P \; (P_3 \; \text{to} \; P_0) \leftarrow \\ [P \; (P_3 \; \text{to} \; P_0)] \; \lor \\ I_3 \; \text{to} \; I_0 \end{array}$	Take the logical or of P (P ₃ to P ₀) and the immediate data I ₃ I ₂ I ₁ I ₀ and output the result to P (P ₃ to P ₀).	ZF		

Mnemonic		Instruct	ion code	nber of is	nber of es	Operation	Description	Affected status	Note	
		$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Nur byte	Nur cycl			bits		
[Timer control instructions]										
WTTM0	Write timer 0	1 1 0 0	1 0 1 0	1	2	TIMER0 \leftarrow [M2 (HL)], (AC)	Write the contents of M2 (HL), AC into the timer 0 reload register.			
WTTM1	Write timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 0 0	2	2	TIMER1← (E), (AC)	Write the contents of E, AC into the timer 1 reload register A.			
RTIM0	Read timer 0	1 1 0 0	1 0 1 1	1	2	M2 (HL), AC \leftarrow (TIMER0)	Read out the contents of the timer 0 counter into M2 (HL), AC.			
RTIM1	Read timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 0 1	2	2	$E,AC \gets (TIMER1)$	Read out the contents of the timer 1 counter into E, AC.			
START0	Start timer 0	1 1 0 0 1 1 1 0	1 1 1 1 0 1 1 0	2	2	Start timer 0 counter	Start the timer 0 counter.			
START1	Start timer 1	1 1 0 0 1 1 1 0	1 1 1 1 0 1 1 1	2	2	Start timer 1 counter	Start the timer 1 counter.			
STOP0	Stop timer 0	1 1 0 0 1 1 1 1	1 1 1 1 0 1 1 0	2	2	Stop timer 0 counter	Stop the timer 0 counter.			
STOP1	Stop timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 1 1	2	2	Stop timer 1 counter	Stop the timer 1 counter.			
[Interrupt	control instructions]						1			
MSET	Set interrupt master enable flag	1 1 0 0 0 1 0 1	1 1 0 1 0 0 0 0	2	2	MSE ← 1	Set the interrupt master enable flag to 1.			
MRESET	Reset interrupt master enable flag	1 1 0 0 1 0 0 1	1 1 0 1 0 0 0 0	2	2	$MSE \leftarrow 0$	Clear the interrupt master enable flag to 0.			
EIH i4	Enable interrupt high	1 1 0 0 0 1 0 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$EDIH \gets (EDIH) \lor i4$	Set the interrupt enable flag to 1.			
EiL i4	Enable interrupt low	1 1 0 0 0 1 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$EDIL \gets (EDIL) \lor i4$	Set the interrupt enable flag to 1.			
DIH i4	Disable interrupt high	1 1 0 0 1 0 0 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$EDIH \leftarrow (EDIH) \land \overline{i4}$	Clear the interrupt enable flag to 0.	ZF		
DIL i4	Disable interrupt low	1 1 0 0 1 0 0 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	2	$EDIL \leftarrow (EDIL) \land \overline{i4}$	Clear the interrupt enable flag to 0.	ZF		
WTSP	Write SP	1 1 0 0 1 1 0 1	1 1 1 1 1 0 1 0	2	2	$SP \leftarrow (E), (AC)$	Transfer the contents of E, AC to SP.			
RSP	Read SP	1 1 0 0 1 1 0 1	1 1 1 1 1 0 1 1	2	2	$E, AC \gets (SP)$	Transfer the contents of SP to E, AC.			
[Standby	control instructions]	1	1					1	1	
HALT	HALT	1 1 0 0 1 1 0 1	1 1 1 1 1 1 1 1 1 1	2	2	HALT	Enter halt mode.			
HOLD	HOLD	1 1 0 0 1 1 0 1	1 1 1 1 1 1 1 1	2	2	HOLD	Enter hold mode.			
[Serial I/C	O control instructions]	1	I			Γ	Γ	1	I	
STARTS	Start serial I O	1 1 0 0 1 1 1 0	1 1 1 1 1 1 1 0	2	2	START SI O	Start SIO operation.			
WTSIO	Write serial I O	1 1 0 0 1 1 1 0		2	2	$SIO \gets (E),(AC)$	Write the contents of E, AC to SIO.			
RSIO	Read serial I O	1 1 0 0 1 1 1 1		2	2	$E,AC \gets (SIO)$	Read the contents of SIO into E, AC.			
Other ins	structions]	1	1			Γ	Γ	1	I	
NOP	No operation	0 0 0 0	0 0 0 0	1	1	No operation	Consume one machine cycle without performing any operation.			
SB i2	Select bank	1 1 0 0 1 1 0 0	1 1 1 1 0 0 I ₁ I ₀	2	2	PC13, PC12 \leftarrow I ₁ I ₀	Specify the memory bank.		Illegal instruction	

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1995. Specifications and information herein are subject to change without notice.