STLC5465B

MULTI-HDLC WITH n x 64 SWITCHING MATRIX ASSOCIATED

PRODUCT PREVIEW

■ 32 TxHDLCs WITH BROADCASTING CAPA-BILITY AND/OR CSMA/CR FUNCTION WITH AUTOMATIC RESTART IN CASE OF TX FRAME ABORT

SES-THOMSON
MICROELECTRONICS

- **32 RxHDLCs INCLUDING ADDRESS REC-OGNITION**
- **16 COMMAND/INDICATE CHANNELS (4 OR** 6-BIT PRIMITIVE)
- **16 MONITOR CHANNELS PROCESSED IN** ACCORDANCE WITH GCI OR V*
- **256 x 256 SWITCHING MATRIX WITHOUT** BLOCKING AND WITH TIME SLOT SE-QUENCE INTEGRITY AND LOOPBACK PER BIDIRECTIONAL CONNECTION
- **DMA CONTROLLER FOR 32 Tx CHANNELS** AND 32 Rx CHANNELS
- . HDLCs AND DMA CONTROLLER ARE CAPA-BLE OF HANDLING A MIX OF LAPD, LAPB,
- SS7, CAS AND PROPRIETARY SIGNALLINGS

EXTERNAL SHARED MEMORY ACCESS BE-TWEEN DMA CONTROLLER AND MICRO-PROCESSOR
- **SINGLE MEMORY SHARED BETWEEN** n x MULTI-HDLCs AND SINGLE MICRO-PROCESSOR ALLOWS TO HANDLE n x 32 CHANNELS
- **BUS ARBITRATION**
- **INTERFACE FOR VARIOUS 8.16 OR 32 BIT** MICROPROCESSORS
- . RAM CONTROLLER ALLOWS TO INTER-FACE UP TO : -16 MEGABYTES OF DYNAMIC RAM OR
	- -1 MEGABYTE OF STATIC RAM
- .INTERRUPT CONTROLLER TO STORE AUTOMATICALLY EVENTS IN SHARED MEMORY
- **POFP160 PACKAGE**
- **BOUNDARY SCAN FOR TEST FACILITY**

February 1998

DESCRIPTION

The STLC5465Bis a Subscriberline interfacecard controller for Central Office, Central Exchange, NT2 and PBX capable of handling :

- 16 U Interfacesor
- 2 Megabits line interface cards or
- 16 SLICs (Plain Old Telephone Service) or
- Mixed analogue and digital Interfaces (SLICs or U Interfaces)or
- 16 S Interfaces
- Switching Network with centralized processing

This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

TABLE OF CONTENTS Page

 $\sqrt{2}$

 \sqrt{M}

STLC5465B

LIST OF FIGURES (continued) Page

 $\sqrt{2}$

7/101

I - PIN INFORMATION

I.1 - Pin Connections

ky

I.2 - Pin Description

CLOCKS

Type : $11 =$ Input TTL ;
 $04 =$ Output CMOS 4mA ;
 $04T = 04 +$ Tristate ;
 $04 = 0$ and "0" at Low Impedentic MOS 4mA ;
 $04T = 04 +$ Tristate ;
 $08 =$ Output CMOS 8mA, "1" and "0" at Low Impedentic MOS 4mA ;

 $OS =$ Output CMOS 8mA, "1" and "0" at Low Impedance ; O8D = Output CMOS 8mA, Open Drain ; O8DT = Output CMOS 8mA, Open Drain or Tristate;

O8T = Output CMOS 8mA, Tristate

I1 and I3 must be connected to VDD and VSS if not used

I.2 - Pin Description (continued)

BOUDARY SCAN

MICROPROCESSOR INTERFACE

O8T = Output CMOS 8mA, Tristate

Type : $11 =$ Input TTL ;
 $04 = 0$ utput CMOS 4mA ;
 $04T = 04 +$ Tristate ;
 $08 = 0$ utput CMOS 8mA, "1" and "0" at Low Imped O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impedance ;
O8D = Output CMOS 8mA, Open Drain ; O8DT = Output CMOS 8mA, Open Drain or Tristate ; O8DT = Output CMOS 8mA, Open Drain or Tristate;

10/101

ィ

I.2 - Pin Description (continued)

O4 = Output CMOS 4111A,

O8D = Output CMOS 8mA, Open Drain;

O8T = Output CMOS 8mA, Tristate

Type : $11 =$ Input TTL ;
 $04 =$ Output CMOS 4mA ;
 $04T = 04 +$ Tristate ;
 $08 =$ Output CMOS 8mA, "1" and "0" at Low Imped $O8 =$ Output CMOS 8mA, "1" and "0" at Low Impedance ; O8DT = Output CMOS 8mA, Open Drain or Tristate;

I.2 - Pin Description (continued)

Type : I1 = Input TTL ;

O4 = Output CMOS 4mA ; $04T = 04 + \text{Tristate}$; $08 = \text{Output CMOS 8mA, "1" and "0" at Low Imped}$ O8T = Output CMOS 8mA, Tristate

O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impedance ; O8D = Output CMOS 8mA, Open Drain ; $O8DT = O$ utput CMOS 8mA, Open Drain or Tristate;

I.2 - Pin Description (continued)

O8T = Output CMOS 8mA, Tristate

O4 = Output CMOS 4mA ; O4T = O4 + Tristate ; O8 = Output CMOS 8mA, "1" and "0" at Low Impedance ; O8D = Output CMOS 8mA, Open Drain ;

O8DT = Output CMOS 8mA, Open Drain or Tristate;

Note : D0/15 input/output pins must be connected to one single external pull up resistor if not used.

I.3 - Pin Definition

I.3.1 - Input Pin Definition

- I1 : Input 1 TTL
- I2 : Input 2 TTL + pull-up
- I3 : Input 3 TTL + hysteresis
- I4 : Input 4 TTL + hysteresis +pull-up

I.3.2 - Output Pin Definition

- O4 : Output CMOS 4mA
- O4T : Output CMOS 4mA, Tristate
- O8 : Output CMOS 8mA
- O8T : Output CMOS 8mA, Tristate
- O8D : Output CMOS 8mA,Open Drain
- O8DT : Output CMOS 8mA,Open Drain or Tristate (Programmable pin)

Moreover, each output is high impedance when the NTEST Pin is at 0 volt except XTAL2 Pin which is a CMOS output.

I.3.3 - Input/Output Pin Definition

- I/O : Input TTL/ Output CMOS 8mA.
- **N.B.** XTAL1 : this input is CMOS.
	- XTAL2 : NTEST pin at 0 has no effect on this pin.

II - BLOCK DIAGRAM

The top level functionalities of Multi-HDLC appear on the general block diagram.

Figure 1 : General Block Diagram

There are :

- The switching matrix,
- The time slot assigner,
- The 32 HDLC transmitters with associated DMA controllers,
- The 32 HDLC receivers with associated DMA controllers,
- The 16 Command/Indicate and Monitor Channel transmitters belonging to two General Component Interfaces(GCI),
- The 16 Command/Indicateand Monitor Channel receivers belonging to two General Component Interfaces(GCI),
- The memory interface,
- The microprocessor interface,
- The bus arbitration,
- The clock selection and time synchronization function,
- The interrupt controller,
- The watchdog,
- The boundary scan.

III - FUNCTIONAL DESCRIPTION

III.1 - The SwitchingMatrix N x 64 KBits/S III.1.1 - Function Description

The matrix performs a non-blocking switch of 256 time slots from 8 Input Time Division Multiplex (TDM) at 2 Mbit/s to 8 output Time Division Multiplex. A TDM is composed of 32 Time Slots (TS) at 64 kbit/s. The matrix is designed to switch a 64 kbit/s channel (Variable delay mode) or an hyperchannel of data (Sequence integrity mode). So, it will both provide minimum throughput switching delay for voice applications and time slot sequence integrity for data applications on a per channel basis.

The requirements of the Sequence Integrity (n*64 kbit/s) mode are the following:

All the time slots of a given input frame must be put out during a same output frame.

The time slots of an hyperchannel (concatenation of TS in the same TDM) are not crossed together at output in different frames.

In variable delay mode, the time slot is put out as soon as possible. (The delay is two or three time slots minimum between input and output).

For test facilities, any time slot of an Output TDM (OTDM) can be internally looped back into the same Input TDM number (ITDM) at the same time slot number.

A Pseudo Random Sequence Generator and a Pseudo Random Sequence Analyzer are implemented in the matrix. They allow the generationa sequence on a channel or on a hyperchannel, to analyse it and verify its integrity after several switching in the matrix or some passing of the sequence across different boards.

The Frame Signal (FS) synchronises ITDM and OTDM but a programmable delay or advance can beintroducedseparatelyon eachITDM and OTDM (a half bit time, a bit time or two bit times).

An additional pin (PSS) permits the generation of a programmable signal composed of 256 bits per frame at a bit rate of 2048 kbit/s.

An external pin (NDIS) asserts a high impedance on all the TDM outputs of the matrix when active (during the initialization of the board for example).

III.1.2 - Architecture of the Matrix

The matrix is essentially composed of buffer data memories and a connection memory.

The received serial data is first converted to parallel by aserialto parallelconverterandstored consecutively in a 256 position Buffer Data Memory (see Figure 2 on Page 16).

To satisfy the Sequence Integrity (n*64 kbit/s) requirements, the data memory is built with an even memory, an odd memory and an output memory. Two consecutive frames are stored alternatively in the odd and evenmemory.During the time an input frame is stored, the one previously stored is transferred into the output memory according to the connectionmemoryswitchingorders. Aframelater, the output memoryis readand data is convertedto serial and transferred to the output TDM.

III.1.3 - Connection Function

Two types of connections are offered :

- unidirectional connection and
- bidirectional connection.

An unidirectionalconnectionmakesonly the switch of an input time slot throughan output one whereas a bidirectionalconnectionestablishesthe linkin the other direction too. So a double connectioncan be achieved by a single command (see Figure 3 on Page 17).

III.1.4 - Loop Back Function

Any time slot of an Output TDM can be internally looped back on the time slot which has the same TDM number and the same TS number

(OTDMi, TSj) ----> (ITDMi, TSj).

In the case of a bidirectional connection, only the one specified by the microprocessor is concerned by the loop back (see Figure 4 on Page 17).

57

Figure 2 : Switching Matrix Data Path

st

Figure 3 : Unidirectional and Bidirectional Connections

Figure 4 : Loop Back

III.1.5 - Delay through the Matrix III.1.5.1 - Variable Delay Mode

In the variable delay mode, the delay through the matrix depends on the relative positions of the input and output time slots in the frame.

So, some limits are fixed :

- the maximum delay is a frame + 2 time slots,
- the minimum delay is programmable. Three time slots if $MTD = 1$, in this case $n = 2$ in the formula hereafter or two time slots if $IMTD = 0$, in this case $n = 1$ in the same formula (see Paragraph "Switching Matrix Configuration Reg SMCR (0C)H" on Page 64).

All the possibilities can be ranked in three cases :

a) If $OTSy > ITSx + n$ then the variable delay is :

OTSy - ITSx Time slots

b) If $ITSx < OTSy < ITSx + n$ then the variable delay is :

OTSy - ITSx + 32 Time slots

c) OTSy < ITSx then the variable delay is :

32 - (ITSx - OTSy) Time slots.

N.B. Rule b) and rule c) are identical.

For $n = 1$ and $n = 2$, see Figure 5 on Page 18.

III.1.5.2 - Sequence Integrity Mode

In the sequence integrity mode $(SI = 1, bit located)$ in the Connection Memory), the input time slots are put out 2 frameslater (fig. 6 - page19). In thiscase, the delay is defined by a single expression :

Constant Delay = $(32 - ITSx) + 32 + OTSy$

So, the delay in sequence integrity mode varies from 33 to 95 time slots.

Figure 5 : Variable Delay through the matrix with ITDM = 1

ST

ky

: Variable Delay through the matrix with ITDM = 0

Figure 7 : Constant Delay through the matrix with SI = 1

 $\sqrt{2}$

III.1.6 - Connection Memory III.1.6.1 - Description

The connection memory is composed of 256 locations addressed by the number of OTDM and TS (8x32).

Each location permits :

- to connect each input time slot to one outputtime slot (If two or more output time slots are connected to the same input time slot number, there is broadcasting).
- to selectthe variabledelay modeor thesequence integrity mode for any time slot.
- to loop back an output time slot. In this case the contents of an input time slot (ITSx, ITDMp) is the same as the output time slot (OTSx,OTDMp).
- to output the contents of the corresponding connection memory instead of the data which has been stored in data memory.
- to output the sequence of the pseudo random sequence generator on an output time slot: a pseudo random sequence can be inserted in one or several time slots (hyperchannel) of the same Output TDM ; this insertion must be enabled by the microprocessor in the configuration register of the matrix.
- to define the source of a sequenceby the pseudo random sequence analyzer: a pseudo random sequence can be extracted from one or several time slots (hyperchannel)of the same Input TDM and routedto the analyzer; this extraction can be enabled by the microprocessor in the configuration register of the matrix (SMCR).
- to assert a high impedance level on an output time slot (disconnection).
- to deliver a programmable256-bit sequence during 125 microsecondson the Programmablesynchronization Signal pin (PSS).

III.1.6.2 - Access to Connection Memory

Supposing that the Switching Matrix Configuration Register (SMCR) has been already written by the microprocessor, it is possible to access to the connectionmemoryfrom microprocessor with the help of two registers :

- Connection Memory Data Register (CMDR) and
- Connection Memory Address Register (CMAR).

III.1.6.3 - Access to Data Memory

To extract the contents of the data memory it is possible to read the data memory from microprocessor with the help of the two registers :

- Connection Memory Data Register (CMDR) and
- Connection Memory Address Register (CMAR).

III.1.6.4 - Switching at 32 Kbit/s

Four TDMs can be programmed individually to carry 64 channels at 32 Kbit/s (only if these TDMs are at 2 Mbit/s).

Two bits (SW0/1) located in SMCR define the type of channels of two couples of TDMs.

SW0 defines TDM0 and TDM4 (GCI0) and SW1 defines TDM1 and TDM5 (GCI1). If TDM0 or/and TDM1 carry 64 channels at 32 Kbit/s then TDM2 or/and TDM3 are not available externally they are used internally to perform the function.

Downstream switching at 32 kb/s on page 22.

Upstream switching at 32 kb/s on page 23.

III.1.6.5 - Switching at 16 kbit/s

The TDM4 and TDM5can beGCI multipexes.Each GCI multipexcomprises 8 GCI channels.Each GCI channelcomprises oneD channelat 16 Kbit/s.See GCI channel definition GCI Synchro signal delivered by the Multi-HDLC on page 30.

It is possibletoswitchthe contentsof 16 Dchannels from the 16 GCI channelsto 4 timeslots of the 256 output timeslots.

In the other direction the contents of an selected timeslot is automatically switched to 4 D channels at 16 Kbit/s.

See Connection Memory Data Register CMDR $(0E)$ _H on page 74

Sy

Figure 8: Downstream Switching at 32kb/s

 $\sqrt{27}$

22/101

Figure 9: Upstream Switching at 32kb/s

23/101

Figure 10: Upstream and Downstream Switching at 16kb/s

ィ

III.2 - HDLC Controller III.2.1 - Function Description

The internal HDLC controller can run up to 32 channels in a conventional HDLC mode or in a transparent (non-HDLC) mode (configurable per channel).

Each channel bit rate is programmable from 4kbit/s to 64kbit/s. All the configurationsare also possible from 32 channels (from 4 to 64 kbit/s) to one channel at 2 Mbit/s.

In reception, the HDLC time slots can directly come from the input TDM DIN8 (direct HDLC Input) or from any other TDM input after switching towards the output 7 of the matrix (configurable per time slot).

In transmission, the HDLC frames are sent on the output DOUT6 and on the output CB (with or without contention mechanism), or are switched towards the other TDM output via the input 7 of the matrix (see Figure 11).

III.2.1.1 - Format of the HDLC Frame

Theformatof an HDLCframe isthe sameinreceive and transmit direction and shown here after.

III.2.1.2 - Composition of an HDLC Frame

- Opening Flag
- One or two bytes for address recognition (reception) and insertion (transmission)
- Data bytes with bit stuffing
- Frame Check Sequence: CRC with polynomial $G(x) = x^{16} + x^{12} + x^{5} + 1$
- Closing Flag.

25/101

III.2.1.3 - Description and Functions of the HDLC Bytes

- FLAG

The binary sequence 01111110marks the beginning and the end of the HDLC Frame.

Note : In reception, three possible flag configurations are allowed and correctly detected :

- two normal consecutive flags :
	- ...0111111001111110...
- two consecutive flags with a "0" common : ...011111101111110...

- a global common flag : ...01111110... this flag is the closing flag for the current frame and the opening flag for the next frame

- ABORT

The binary sequence 1111111 marks an Abort command.

In reception, seven consecutive 1's, inside a message, are detected as an abort command and generates an interrupt to the host.

In transmit direction, an abort is sent upon command of the micro-processor. No ending flag is expected after the abort command.

- BIT STUFFING AND UNSTUFFING This operation is done to avoid the confusion of a data byte with a flag.

In transmission, if five consecutive 1's appear in theserial streambeing transmitted,a zero isautomatically inserted (bit stuffing) after he fifth "1". In reception, if five consecutive "1" followed by a zero are received, the "0" is assumed to have been inserted and is automatically deleted (bit unstuffing).

- FRAME CHECK SEQUENCE The Frame Check Sequence is calculatedaccording to therecommendationQ921 ofthe CCITT.
- ADDRESS RECOGNITION In the frame, one or two bytes are transmitted to indicate the destinationof the message.
	- Two types of addresses are possible :
	- a specific destination address
	- a broadcast address.

In reception, the controller compares the receive addresses to internal registers, which contain its own address. 4 bits in the receive command register (HRCR) inform the receiver of which registers, it has to take into account for the comparison. The receiver can compare one or two address bytes of the message to the specific board address and/or the broadcast address.

For the specific destination address only, the receiver can compare or not each bit of the two receive address bytes to the programmable Address Field Recognition register. An Address

Field Recognition Mask register is associated to each Address Field Recognition register; so each received address bit can be masked or not individually.

The programmable Address Field Recognition register is located in the Address Field Recognition MemoryandtheprogrammableAddressFieldRecognition Mask register is located in the Address Field Recognition Mask Memory.

Upon an address match, the address and the data followingarewrittento the databuffers;upon an address mismatch, the frame is ignored. So, it authorizes the filtering of the messages. If no comparison is specified, each frame is received whatever its address field.

In Transmission, the whole of the transmit frame is located in shared memory; the controller sends the frame including the destination or broadcast addresses.

III.2.2 - CSMA/CR Capability

An HDLC channel can come in and go out by any TDM input on the matrix. For time constraints, direct HDLC Access is achievedby the input TDM (DIN 8) and the output TDM (DOUT6).

In transmission, a time slot of a TDM can be shared between different sources in Multi-point to point configuration(differentsubscriber'sboardsforexample). The arbitration system is the CSMA/CR (Carrier SenseMultiple access with Contention Resolution). The contention is resolved by a bus connected to the CB pin (Contention Bus). This bus is a 2Mbit/s wire line common to all the potential sources.

If a Multi-HDLC has obtained the access to the bus, thedatato transmitis sentsimultaneouslyon theCB line and the output TDM. The result of the contention is read back on the Echoline. If a collision is detected, the transmission is stoppedimmediately. A contentionon a bitbasisis so achieved. Each message to be sent with CSMA/CR has a priority class ($PRI = 8$, 10) indicated by the Transmit Descriptor and some rules are implemented to arbitrate the access to the line. The CSMA/CR Algorithm is given. When a requestto send a message occurs, the transmitter determines if the shared channel is free. The Multi-HDLC listenstothe Echoline. If C or more consecutive "1" are detected (C depending on the message's priority), the *Multi-HDLC* begins to send its message. Eachbit sent issampled back andcomparedwith the original value to send. If a bit is different, the transmission is instantaneouslystopped (before the end of this bit time) and will restart as soon as the *Multi-HDLC* will detect that the channel is free without interrupting the microprocessor.

After a successful transmission of a message, a

programmable penalty PEN(1 or 2) is applied to the transmitter (see Paragraph HDLC Transmit CommandRegister on Page 81). It guaranteesthat the same transmitter will not take the bus another time before a transmitter which has to send a message of same priority.

In case of a collision, the frame which has been aborted is automaticallyretransmitted by the DMA controller without warning the microprocessor of this collision. The frame can be located in several buffers in external memory. The collision can be detectedfrom the second bit of the opening frame to the last but one bit of the closing frame.

III.2.3 - Time Slot Assigner Memory

Each HDLC channel is bidirectional and configurate by the Time Slot Assigner (TSA).

TheTSAis a memoryof 32 words(one per physical TimeSlot) where all of the 32 input and output time slots of the HDLC controllers can be associated to logical HDLC channels. Super channels are created by assigning the same logical channel number to several physical time slots.

The following features are configurate for each HDLC time slot :

- Time slot used or not
- One logical channel number
- Its source : (DIN 8 or the output 7 of the matrix)
- Its bit rate and concerned bits (4kbit/s to 64kbit/s). 4kbit/s correspond to one bit transmitted each two frames. This bit must be present in two consecutive frames in reception, and repeated twice in transmission.
- Its destination :
	- direct output on DOUT6
	- direct output on DOUT6 and on the Contention Bus (CB)
	- on another OTDM via input 7 of the matrix and on the Contention Bus (CB)

III.2.4 - Data Storage Structure

Data associated with each Rx and Tx HDLC channelis storedin externalmemory; Thedata transfers between the HDLC controllers and memory are ensured by 32 DMAC (Direct Memory Access Controller) in reception and 32 DMAC in transmission.

The storage structure chosen in both directions is composed of one circular queue of buffers per channel. In such a queue, each data buffer is pointedto by a Descriptorlocated in externalmemory too. The main information contained in the Descriptor is the address of the Data Buffer, its length and the address of the next Descriptor; so the descriptors can be linked together.

This structure allows to :

- Store receive frames of variable and unknown length
- Read transmit frames stored in external memory by the host
- Easily perform the frame relay function.

III.2.4.1 - Reception

At the initialization of the application, the host has to prepare an Initialization Block memory, which contains the first receive buffer descriptor address for each channel, and the receive circular queues. At the opening of a receive channel, the DMA controller reads the address of the first buffer descriptor corresponding to this channel in the initialization Block. Then, the data transfer can occur without intervention of the processor (see Figure 12 on Page 28).

A new HDLC frame always begins in a new buffer. A long frame can be split between several buffers if the buffersize is not sufficient.All the information concerning the frame and its location in the circular queue is included in the Receive Buffer Descriptor :

- The Receive Buffer Address (RBA),
- The size of the receive buffer (SOB),
- The number of bytes written into the buffer (NBR),
- The Next Receive Descriptor Address (NRDA),
- The status concerning the receive frame,
- The control of the queue.

III.2.4.2 - Transmission

In transmission, the data is managed by a similar structure as in reception (see Figure 13 on Page 28).

By the same way, a frame can be split up between consecutive transmit buffers.

The main information contained in the Transmit Descriptor are :

- transmit buffer address (TBA),
- number of bytesto transmit (NBT) concerning the buffer,
- next transmit descriptor address (NTDA),
- status of the frame after transmission,
- control bit of the queue,
- CSMA/CR priority (8 or 10).

III.2.4.3 - Frame Relay

The principle of the frame relay is to transmit a frame which has been received without treatment. A new heading is just added. This will be easily achieved, taking into account that the queue structure allows the transmission of a frame split between several buffers.

Figure 12 : Structure of the Receive Circular Queue

Figure 13 : Structure of the Transmit Circular Queue

III.2.5 - Transparent Modes

In the transparentmode, the Multi-HDLC transmits data in a completely transparent manner without performing any bit manipulation or Flag insertion. The transparent mode is per byte function.

Two transparent modes are offered :

- First mode : for the receive channels, the Multi-HDLC continuously writes received bytes into the external memory as specified in the current receivedescriptorwithout takingintoaccount the Fill Character Register.
- Second mode: the Fill Character Register specifies the"fill character"which must be takeninto account. In reception, the "fill character" will not be transferred to the externalmemory. The detection of "Fill character"marks the end of a messageand generatesan interruptifBINT=1(seeTransmitDescriptoronPage 95). When the "Fill character"is not detecteda new messageis receiving.

As for the HDLC mode the correspondence between the physical time slot and the logical channel is fully defined in the Time Slot Assigner memory (Time slot used or not used, logical channel number, source, destination).

III.2.6 - Command of the HDLC Channels

The microprocessor is able to control each HDLC receive and transmit channel. Some of the commands are specific to the transmission or the reception but others are identical.

III.2.6.1 - Reception Control

The configuration of the controller operating mode is: HDLC mode or Transparent mode.

The control of the controller: START, HALT, CON-TINUE, ABORT.

- START : On a start command, the RxDMA controller reads the address of the first descriptor in the initialization block memory and is ready to receive a frame.
- HALT: For overloading reasons, the microprocessor can decide to halt the reception. The DMA controller finishes transfer of the current frame to external memory and stops. The channel can be restarted on CONTINUE command.
- CONTINUE : The reception restarts in the next descriptor.
- ABORT: On an abort command, the reception is instantaneously stopped. The channel can be restarted on a START or CONTINUE command.

Reception of FLAG (01111110) or IDLE (11111111) between Frames.

Address recognition. The microprocessor defines

the addressesthat the Rx controllerhasto takeinto account.

In transparent mode: "fill character" register selected or not.

III.2.6.2 - TransmissionControl

The configuration of the controller operating mode is : HDLC mode or Transparent mode.

The control of the controller : START, HALT, CON-TINUE, ABORT.

- START: On a start command, the Tx DMA controller reads the address of the first descriptor in the initialization block memory and tries to transmit the first frame if End Of Queue is not at "1".
- HALT : The transmitter finishes to send the current frame and stops.Thechannel can be restarted on a CONTINUE command.
- CONTINUE : if the CONTINUE command occurs after HALT command, the HDLC Transmitter restarts by transmitting the next buffer associated to the next descriptor.

If the CONTINUE command occurs after an ABORT command which has occurred during a frame, the HDLC transmitterrestarts by transmitting the frame which has been effectively aborted by the microprocessor.

- ABORT: On an abort command, the transmission of the current frame is instantaneouslystopped, an ABORT sequence "1111111" is sent, followed by IDLE or FLAG bytes. The channel can be restarted on a START or CONTINUE command.

Transmission of FLAG (01111110) or IDLE (111111111)between frames can be selected.

CRC can be generated or not. If the CRC is not generated by the HDLC Controller, it must be located in the shared memory.

In transparentmode: "fill character"register can be selected or not.

III.3 - C/I and Monitor III.3.1 - Function Description

The *Multi-HDLC* is able to operate both GCI and V^* links. The TDM DIN/DOUT 4 and 5 are internally connected to the CI and Monitor receivers/transmitters. Since the controllers handle up to 16CI and 16 Monitor channels simultaneously, the Multi-HDLC can manage up to 16 level 1 circuits.

The Multi-HDLC can be used to supportthe CI and monitor channels based on the following protocols :

- ISDN V* protocol
- ISDN GCI protocol
- Analog GCI protocol.

III.3.2 - GCI and V* Protocol

A TDM can carry 8 GCI channels or V* channels. The monitor and S/C bytes always stand at the same position in the TDM in both cases.

The GCI or V* channels are composed of 4 bytes and have both the same general structure.

B1, B2 : Bytes of data. Those bytes are not affectedby the monitorand CI protocols.

MON : Monitor channel for operation and maintenance information.

S/C : Signalling and control information.

Only Monitor handshakes and S/C bytes are different in the three protocols :

ISDN V* S/C byte

ISDN GCI S/C byte

Analog GCI S/C byte

- CI : The Command/Indicate channel is used for activation/deactivation of lines and control functions.
- D : These 2 bits carry the 16 kbit/s ISDN basic access D channel.

In GCI protocol, A and E are the handshake bits and are used to control the transfer of information on monitor channels.The E bit indicates the transfer of each new byte in one direction and the A bit acknowledges this byte transfer in the reverse direction.

In V^* protocol, there isn't any handshakemode. The transmitter has only to mark the validity of the Monitor byte by positioning the E bit (T is not used and is forced to "1").

For more information about the GCI and V*, refer to the General Interface Circuit Specification (issue1.0, march 1989) and the France Telecom Specification about ISDN Basic Access second generation(November 1990).

III.3.3 - Structure of the Treatment

GCI/V* TDM's are connected to DIN 4 and DIN 5. The D channels are switched through the matrix towards the output 7 and the HDLC receiver. The Monitor and S/C bytes are multiplexed and sent to the CI and Monitor receivers (see Figure 14 on Page 31).

In transmission, the S/C and Monitor bytes are recombined by multiplexing the information provided bythe Monitor,C/I andthe HDLCTransmitter. Like in reception,the D channelis switchedthrough the matrix.

III.3.4 - CI and Monitor Channel Configuration

Monitor channel data is located in a time slot ; the CI and monitor handshakebits are in the next time slot.

Each channel can be defined independently. A table with all the possible configurations is presented hereafter (Table 13).

Note : A mix of V* and GCI monitoring can be performed for two distinct channels in the same application.

III.3.5 - CI and Monitor Transmission/Reception Command

The reception of C/I and Monitor messages are managed by two interrupt queues.

In transmission, a transmit command register is implemented for each C/I and monitor channel (16 C/I transmit command registers and 16 Monitor transmit command registers). Those registers are accessible in read and write modes by the microprocessor.

Figure 14 : D, C/I and Monitor Channel Path

III.3.6 - Scramblerand Descrambler

TheTDM4 andTDM5canbe GCImultipexes.Each GCI multipex comprises 8 GCI channels.Each GCI channel comprises two B channels at 64 Kbit/s.

In receptionit is possibleto switch and to scramble the contents of 32 B channels of GCI channels to 32 timeslots of the 256 output timeslots. In transmission these 32 timeslots are assigned to 32 B channels.

In the other direction the contentsof an selected B channels is automatically switched and descrambled to one B channel of 16 GCI channel.

See Connection Memory Data Register CMDR (0E)H on page 74 (SCR bit).

Connection between "ISDN channels" and GCI channels.

Three timeslots are assigned to one"ISDN channels". Each "ISDN channels" comprises three channels:B1+B2+B*with B*= D1,D2, A, E, S1, S2, S3, S4. GCI channel to/from ISDN channel on page 32.

Upstream. From GCI channels to ISDN channels on page 33.

- in reception: 16 GCI channels (B1+B2+MON+ $D+C/I$).

- in transmission: 16 ISDN channels (B1+B2+B*). It is possible to switch the contents of B1, B2 and D channelsfrom 16 GCIchannelsin any16 "ISDN channels", TDM side.

The contents of B1 and/or B2 can be scrambled ornot.If scrambledthenumberof the 32timeslots (TDM side) are different mandatory.

Receiving the contentsof Monitor and Command / Indicatechannels from 16 GCI channels.Primitives and messages are stored automatically in the external shared memory.

Transmitting "six bit word" (A, E, S1, S2, S3, S4) to any 16 "ISDN channels"TDM side or not. See SBV bit of General Configuration Register GCR (02)H on page 68.

Downstream. From ISDN channels to GCI channels on page 34.

- in reception: ISDN channel (B1+B2+B*)
- in transmission: GCI channel (B1+B2+MON+ $D+C/I$

It is possible to switch the contents of B1, B2 and D channels from 16 "ISDN channels", TDM side

97

in 16 GCI channels.

The contents of B1 and/or B2 can be descrambled or not. If descrambled the 32 B1/B2 belong to GCI channels mandatory.

Receiving six bit word (A, E, S1, S2, S3, S4) from any 16 "ISDN channels", TDM side. The 16 "six bit word" are stored automatically in the external shared memory.

Transmitting the contents of Monitor and Command / Indicate channels to 16 GCI channels.

See SBV bit of General Configuration Register GCR (02)H on page 68. Alarm Indication Signal.

This detection concerns 16 hyperchannels. One hyperchannel comprises 16 bits (B1 and B2 only). The AlarmIndicationsfor the 16 hyperchannelsare stored automatically in the external shared memory.See AISDbit of SwitchingMatrixConfiguration Reg SMCR (0C)H on page 71.

ST

 $\sqrt{27}$

Figure 16: From GCI Channels to ISDN Channels

Figure 17: From ISDN channels to GCI Channels

III.4 - MicroprocessorInterface III.4.1 - Description

The Multi-HDLC circuit can be controlledby several types of microprocessors(ST9, Intel/Motorola 8 or 16 data bits interfaces) such as :

- ST9 family
- INTEL 80C188 8 bits
- INTEL 80C186 16 bits
- MOTOROLA 68000 16 bits
- MOTOROLA 68020 16/32 bits
- ST10 family

During the initialization of the Multi-HDLC circuit, themicroprocessorinterfaceis informedof thetype of microprocessorthat is connectedby polarisation of three external pins MOD 0/2).

Two chip Select(CS0/1)pins are provided.CS0will

select the internal registers and CS1 the external memory.

Table 14 : Microprocessor Interface Selection

III.4.2 - Exchange with the shared memory

A Fetch Buffer located in the microprocessor interface allows to reduce the shared memory access cycle for the microprocessor.

It isused whatevermicroprocessorselectedthanks to MOD0/2 pins.

This Fetch Buffer consists of one Write FIFO and four Read Fetch Memories.

III.4.2.1 - Write FIFO

ky

When the microprocessor delivers the address word named An to write data named [An] in the shared memory in fact it writes data [An] and address word An in the Write FIFO (Deep 4 words). If An is in Fetch Memory, [An] is removed in Fetch Memory.

The number of wait cycles for the microprocessor is strongly reduced.

Figure 17.1: Write FIFO and Fetch Memories.

III.4.2.2 - Read Fetch Memory

When the microprocessor delivers the address word named An to readdata named [An] out of the shared memory in fact it reads data [An] from one of four Read Fetch Memories.

The number of wait cycle for the microprocessor is strongly reduced and can reach zero when An. addressword deliveredby themicroprocessor,and data [An] is already in the Read Fetch Memory and validated.

The source of [An] is truly the shared memory whatever An.

III.4.3 - Definition of the Interface for the different microprocessors

The signals connected to the microprocessor interface are presented on the following figures for the different microprocessor.

Figure 18 : Multi-HDLC connected to µP with multiplexed buses

Figure 19 : Multi-HDLC connected to µP with non-multiplexed buses

Figure 20 : Microprocessor Interface for INTEL 80C188

Figure 21 : Microprocessor Interface for INTEL 80C186

ST

Figure 22 : Microprocessor Interface for MOTOROLA 68000

Figure 23 : Microprocessor Interface for MOTOROLA 68020

Figure 24 : Microprocessor Interface for ST9

ST

37/101

III.5 - Memory Interface

III.5.1 - Function Description

The memory interface allows the connection of Static or Dynamic RAM. The memory space addressablein thetwo configurationsisnot thesame. In the caseof dynamicmemory(DRAM), the memory interface will address up to 16 Megabytes. In caseof staticmemory(SRAM) only1 Megabytewill be addressed. The memory location is always organized in 16 bits.

The memory is shared between the Multi-HDLC andthe microprocessor.Theaccess tothe memory is arbitrated by an internal function of the circuit: the bus arbitration.

III.5.2 - Choice of memory versus microprocessor and capacity required

The memory interface depends on the memory chips which are connected. As the memory chips will be chosen versus the microprocessor and the wanted memory space, the following table presents the different configurations DRAM and SRAM selection versus µP.

Example1 : if theapplicationrequires 16bit mProcessor and 1 Megaword Sharedmemorysize, three capabilities are offered :

- 4 DRAM Circuits (256Kx16) or
- 4 DRAM Circuits (1Mx4) or
- 1 DRAM Circuit (1Mx16).

Example2 : if the application requires 8 bit mProcessor and 1 MegabyteShared memory size, three capabilities are offered:

- 2 DRAM Circuits (256Kx16) or
- 8 SRAM Circuits (128Kx8) or
- 2 SRAM Circuits (512kx8).

Example 3 : for small applications it is possible to connect 2 SRAM Circuits (128Kx8) to obtain 256 Kilobytes shared memory.

III.5.3 - MemoryCycle

For SRAM and DRAM, the different cycles are programmable. See Memory Interface Configuration Regist. MICR (32) _H on Page 88.

Each cycle is equal to : p x 1/f with f the frequencyof signal applied to the Crystal 1 input and p selected by the user. See page 9.

Syr

Table 22 : DRAM and SDRAM Selection versus μ P

III.5.4 - SRAM interface

The SRAM space achieves 1 Mbyte max. It is always organized in 16 bits. The structure of the memory plane is shown in the following figures.

Because of the different chips usable, 19 address wires and 8 NCE (Chip Enable) are necessary to addressthe 1 Mbyte. The NCE selects the Most or Least Significant Byte versus the value of A0 delivered by the µP and the location of chip in the memory space.

III.5.4.1 - 128K x 16 (up to 512K x 16) SRAM

This memory can be obtained with two 128K x 8 SRAM circuits (up to eight circuits)

The Address bits delivered by the Multi-HDLC for 128K x 8 SRAM circuits are :

ADM0/14 and ADM15/16 (17 bits) corresponding with A1/17 delivered by the μ P.

III.5.4.2 - 512K x n SRAM

ky

The Address bits delivered by the Multi-HDLC for 512K x n SRAM circuits are :

ADM0/14 and ADM15/18 (19 bits) corresponding with A1/19 delivered by the µP.

III.5.5 - DRAM Interface

In DRAM, the memory space can achieve up to 16 megabytes organized by 16 bits. Eleven address wires, four NRAS and two NCAS are needed to select any byte in the memory. One NRAS signal selects 1 bank of 4 and the NCAS signals select the bytes concerned by the transfer (1 or 2 selecting a byte or a word). The DRAM memory interface is then defined. The "RAS only" refresh cycles will refresh all memory locations. The refresh is programmable. The frequency of the refresh is fixed by the memory requirements.

III.5.5.1 - 256K x n DRAM Signals

Signals	A20	A19	A ₀	6800
NRAS3				
NRAS ₂				
NRAS ₁				
NRAS0				
NCAS ₁				UDS
NCAS0				LDS

The Address bits delivered by the Multi-HDLC for 256K x n DRAM circuits are :

ADM0/8 ($2 \times 9 = 18$ bits) corresponding with A1/18 delivered by the μ P.

Figure 27 : 256K x 16 DRAM Circuit Organization

The Address bits delivered by the Multi-HDLC for 1M x n DRAM circuits are :

ADM0/9 ($2 \times 10 = 18$ bits) corresponding with A1/20 delivered by the μ P.

III.5.5.3 - 4M x n DRAM Signals

The Address bits delivered by the Multi-HDLC for 4M x n DRAM circuits are :

ADM0/10 (2 \times 11 = 22 bits) corresponding with A1/22 delivered by the μ P.

Figure 29 : 4M x 16 DRAM Circuit Organization

III.6 - Bus Arbitration

The Bus arbitration function arbitrates the access to the bus between different entities of the circuit. Those entities which can call for the bus are the following :

- The receive DMA controller,
- The microprocessor,

5464-23.EPS

- The transmit DMA controller,
- The Interrupt controller,
- The memory interface for refreshing the DRAM.

This list gives the memory access priorities per default.

If the treatment of more than 32 HDLC channelsis required by the application, it is possible to chain several Multi-HDLC components. That is done with two external pins (TRI, TRO) and a token ring system.

The TRI, TRO signals are managed by the bus arbitration function too. When a chip has finished its tasks, it sends a pulse of 30 ns to the next chip.

勾

III.7- Clock Selectionand Time Synchronization III.7.1 - Clock Distribution Selection and Supervision

Two clock distributions are available: Clock at 4.096 MHz or 8.192 MHz and a synchronization signal at 8 KHz. The component has to select one of these two distributions and to checkits integrity. See Fig. 31 MHDLC clock generation.

Two other clock distributions are allowed: Clock at 3072 MHz or 6144 MHz and a synchronization signal at 8 KHz. See General Configuration Register GCR (02)H on page 61 DCLK, FSC GCI and FSC V^{*} are output on three external pins of the Multi-HDLC. DCLK is the clock selected between Clock A and Clock B. FSC, GCI and FSC V* are functions of the selected distribution and respect the GCI and V* frame synchronization specifications.

The supervision of the clock distribution consists of verifying its availability. The detection of the clock absence is done in a less than 250 microseconds. In case the clock is absent, an interrupt is generated with a 4 kHz recurrence. Then the clock distribution is switched automatically up to detection of couple A or couple B. When a couple is detected the change of clock occurs on a falling edgeof thenew selecteddistribution.Moreoverthe clock distribution can be controlled by the microprocessor thanks to SELB, bit of General Configuration Register.

Depending on the applications, three different signals of synchronization (GCI, V* or Sy) can be provided to the component. The clock A/B frequency can be a 4096 or 8192kHz clock. The component is informed of the synchronization and clocks that are connectedby software.The timings of the different synchronization are given page 45.

III.7.2 - VCXO Frequency Synchronization

An external VCXO can be used to provide a clock to the transmission components.This clock is controlled by the main clock distribution (Clock A or Clock B at 4096kHz). As the clock of the transmission componentis 15360 or 16384kHz,a configurable function is necessary.

The VCXO frequency is divided by P (30 or 32) to provide a common sub-multiple (512kHz) of the reference frequency CLOCKA or CLOCKB (4096kHz). The comparison of these two signals gives an error signal which commands the VCXO.

Two external pins are needed to perform this function : VCXO-IN and VCXO-OUT(see Figure 32 on Page 42).

41/101

ky,

Figure 32 : VCXO Frequency Synchronization

III.8 - InterruptController III.8.1 - Description

Three external pins are used to manage the interrupts generated by the Multi-HDLC. The interrupts have three main sources :

- The operating interrupts generated by the HDLC receivers/transmitters, the CI receivers and the monitor transmitters/receivers. INT0 Pin is reserved for this use.
- The interrupt generatedby an abnormal working of theclockdistribution.INT1Pinisreservedforthisuse.
- The non-activity of the microprocessor (Watchdog). WDO Pin is reserved for this use.

III.8.2 - Operating Interrupts (INT0 Pin)

There are five main sources of operatinginterrupts in the *Multi-HDLC* circuit :

- The HDLC receiver,
- The HDLC transmitter,
- The CI receiver,
- The Monitor receiver,
- The Monitor transmitter.

When an interrupt is generated by one of these functions, the interrupt controller :

- Collects all the information about the reasons of this interrupt,
- Stores them in external memory,
- Informs the microprocessor by positioning the INT0 pin in the high level.

Three interrupt queues are built in external memory to store the information about the interrupts :

- Asingle queue for the HDLC receivers and transmitters,
- One for the CI receivers,
- One for the monitor receivers.

The microprocessor takes the interrupts into account by reading the Interrupt Register (IR) of the interrupt controller.

This register informs the microprocessor of the interrupt source. The microprocessor will have information about the interruptsource by readingthe correspondinginterrupt queue (see Paragraph "Interrupt Register IR (38)_H" on Page 91).

On an overflow of the circular interrupt queuesand an overrun or underrun of the different FIFO, the INT0 Pin is activated and the origin of the interrupt is stored in the Interrupt Register.

A 16 bits register is associated with the Tx Monitor interrupt. It informs the microprocessor of which transmitter has generated the interrupt (see Paragraph "Transmit Monitor Interrupt Register TMIR (30) _H" on Page 88).

III.8.3 - Time Base Interrupts (INT1 Pin)

The Time base interrupt is generated when an absence or an abnormalworking of clock distribution is detected. The INT1 Pin is activated.

III.8.4 - EmergencyInterrupts (WDO Pin)

The WDO signal is activated by an overflow of the watchdog register.

III.8.5 - Interrupt Queues

There are three different interrupt queues :

- Tx and Rx HDLC interrupt queue,
- Rx C/I interrupt queue,
- Rx Monitor interrupt queue.

Their length can be defined by software.

For debugging function,each interrupt word of the CI interruptqueue and monitorinterrupt queue can be followed by a timestamped word. It is composed of a counter which runs in the range of 250µs. The counter is the same as the watchdog counter. Consequently,the watchdogfunctionisn't available at the same time.

Avril

Figure 33 : The Three Circular Interrupt Memories

III.9 - Watchdog

This function is used to control the activity of the application. It is composed of a counter which counts down from an initial value loaded in the Timer register by the microprocessor.

If the microprocessor doesn't reset this counter before it is totally decremented, the external Pin WDO is activated ; this signal can be used to reset the microprocessor and all the application.

The initial time value of the counteris programmable from 0 to 15s in increments of 0.25ms.

At the reset of the component, the counter is automatically initialized by the value corresponding to 512ms which are indicated in the Timer register. The microprocessor must put WDR (IDCR Register) to"1" to reset this counter and to confirm that the application started correctly.

In the reversecase, the WDOsignal could be used to reset the board a second time.

The FS signal (8kHz) divided by two or the XTAL1 signal (typically 32768kHz) divided by 8192 can be selected to increment the counter. At reset the watchdog is incremented by the XTAL1 signal.

III.10 - Reset

There are two possibilities to reset the circuit :

- by software,
- by hardware.

Each programmable register receives its default value. After that, the default value of each data register is stored in the associatedmemory except for Time slot Assigner memory.

III.11 - Boundary Scan

The Multi-HDLC is equipped with an IEEE Standard TestAccess Port (IEEEStd1149.1).Theboundary scan technique involves the inclusion of a shift register stage adjacent to each component pin so that signals at component boundariescan be controlled and observed using scan testing principle. Its intention is to enable the test of on board interconnections and ASIC production tests.

The external interface of the Boundary Scan is composedof the signals TDI, TDO, TCK, TMSand TRST as defined in the IEEE Standard.

Sy

IV - DC SPECIFICATIONS

IV.1 - Absolute Maximum Ratings

IV.2 - Power Dissipation

IV.3 - Recommended DC Operating Conditions

Note 1 : All the following specifications are valid only within these recommended operating conditions.

IV.4 - TTL Input DC Electrical Characteristics

Note 2 : Excluding package

IV.5 - CMOS Output DC Electrical Characteristics

Note 3: X is the source/sink current under worst case conditions and is reflected in the name of the I/O cell according to the drive capability.
X = 4 or 8mA.

IV.6 - Protection

ST

V - CLOCK TIMING

V.1 - Synchronization Signals delivered by the system

For one of three different input synchronizations which is programmed, FSCG and FSCV* signals delivered by the Multi-HDLC are in accordance with the figure hereafter.

Figure 34 : Clocks received and delivered by the Multi-HDLC

5464-29.EPS 5464-29.EPS

V - CLOCK TIMING (continued)

V.2 - TDM Synchronization

Figure 35 : Synchronization Signals received by the Multi-HDLC

The four Multiplex Configuration Registers are at zero (no delay between FS and Multiplexes).

ィ

V - CLOCK TIMING (continued)

V.3 - GCI Interface

 $\sqrt{2}$

Figure 36 : GCI Synchro Signal delivered by the Multi-HDLC

V - CLOCK TIMING (continued)

V.4 - V* Interface

Figure 37 : V* Synchronization Signal delivered by the Multi-HDLC

5464-32.EPS 5464-32.EPS

 $\sqrt{2}$

V1 - MEMORY TIMING

 $\sqrt{2}$

VI.1 - Dynamic Memories

Figure 38 : Dynamic Memory Read Signals from the Multi-HDLC

5464-33.EPS

5464-33.EPS

VI - MEMORY TIMING (continued)

Figure 39 : Dynamic Memory Write Signals from the Multi-HDLC

5464-34.EPS

5464-34.EPS

ィ

Note : Total Cycle : Tu + Tv + Tw + Tz

VI - MEMORY TIMING (continued)

VI.2 - Static Memories

 $\sqrt{2}$

Figure 40 : Static Memory Read Signals from the Multi-HDLC

VI - MEMORY TIMING (continued)

Figure 41 : Static Memory Write Signals from the Multi-HDLC

Note : Total Write Cycle : Tuv + 1/f

5464-36.EPS

Figure 42 : ST9 Read Cycle **VII - MICROPROCESSOR TIMING VII.1 - ST9 Family MOD0=1, MOD1=0, MOD2=0**

 $\sqrt{27}$

Figure 43 : ST9 Write Cycle

5464-38.EPS 5464-38.EPS

 \sqrt{M}

VII - MICROPROCESSOR TIMING (continued) **VII.2 - ST10/C16xmult. A/D, MOD0 = 1, MOD1 = 0, MOD2 = 1**

Figure 44 : ST10 (C16x) Read Cycle; Multiplexed A/D

 $\sqrt{27}$

 \sqrt{M}

VII - MICROPROCESSOR TIMING (continued) **VII.3 - ST10/C16xdemult. A/D, MOD0 = 0, MOD1 = 1, MOD0 = 1**

Figure 46 : ST10 (C16x) Read Cycle; Demultiplexed A/D

 $\sqrt{2}$

 \sqrt{M}

Figure 48 : 80C188 Read Cycle **VII - MICROPROCESSOR TIMING** (continued) **VII.4 - 80C188 MOD0=1, MOD1=1, MOD2=0**

 $\sqrt{27}$

5464-39.EPS 5464-39.EPS

Figure 49 : 80C188 Write Cycle

5464-40.EPS 5464-40.EPS

 \sqrt{M}

Figure 50 : 80C186 Read Cycle **VII - MICROPROCESSOR TIMING** (continued) **VII.5 - 80C186 MOD0=1, MOD1=1, MOD2=1**

 $\sqrt{27}$

61/101

Figure 51 : 80C186 Write Cycle

5464-42.EPS 5464-42.EPS

 \sqrt{M}

VII.6 - 68000 MOD0=0, MOD1=0, MOD2=1 Figure 52 : 68000 Read Cycle **VII - MICROPROCESSOR TIMING** (continued)

 $\sqrt{27}$

Figure 53 : 68000 Write Cycle

 \sqrt{M}

VII - MICROPROCESSOR TIMING (continued) **VII.7 - 68020 MOD0=0, MOD1=0, MOD2=0**

Figure 54 : 68020 Read Cycle

 $\sqrt{27}$

Figure 55 : 68020 Write Cycle

 $\sqrt{11}$

VII.8 - Token Ring Timing

Figure 56 : Token Ring

VII.9 - Master Clock Timing

Figure 57 : Master Clock

Crystal parameters:

- a) frequency f (typically 32768.00 kHz) b) Mode fundamental
- c) Resonance parallel
- d) Load Capacity Cl= 30pF

in accordance with 2 capacitors (47 pF each of them) the first capacitor is soldered nearest pin 2 (XTAL1) and nearest the ground, the second capacitor is soldered nearest pin 3 (XTAL2) and nearest the ground.

e) Serial resistor 40 Ohms max

To reduce the drive level, the Crystal parameters can be:

-
- a) frequency f (typically 32768.00 kHz)
-
- b) Mode fundamental
- c) Resonance parallel
- d) Load Capacity Cl = 20pF
- in accordance with 2 capacitors (33 pF each of them)
- e) Serial resistor 40 Ohms max
- N.B It is not necessary to add an external bias resistor between XTAL1 pin and XTAL2 pin. This resistor is inside the circuit.

STLC5465B

VIII - INTERNAL REGISTERS

'Not used' bits (Nu) are accessible by the microprocessor but the use of these bits by software is not recommended.

'Reserved' bits are not implemented in the circuit. However, it is not recommendedto use this address.

VIII.1 - Identification and Dynamic Command Register - IDCR (00)H

When this register is read by the microprocessor, the circuit code C0/15 is returned. Reset has no effect on this register.

C0/3 indicates the version.

C4/7 indicates the revision.

C8/11 indicates the foundry.

C12/15 indicates the type.

Example : this code is (0010)H for the first sample.

When this register is written by the microprocessor then :

TL : TOKEN LAUNCH

When TL is set to 1 by the microprocessor, the token pulse is launched from the TRO pin (Token Ring Output pin). This pulse is provided to the TRI pin (Token Ring Input pin) of the next circuit in the applicationswhere several Multi-HDLCs are connectedto the same shared memory.

WDR : WATCHDOG RESET. When the bit 1 (WDR) of this register is set to 1 by the microprocessor, the watchdog counter is reset.

RSS : RESET SOFTWARE

When the bit 2 (RSS) of this register is set to 1 by the microprocessor, the circuit is reset (Same action as reset pin).

After writing this register, the values of these three bits return to the default value.

VIII.2 - General Configuration - GCR (02)H

WDD : Watch Dog Disable

 $WDD = 1$, the Watch Dog is masked : WDO pin stays at "0". $WDD = 0$, the Watch Dog generates an "1" on WDO pin if the microprocessor has not reset the Watch Dog during the duration programmed in Timer Register. PMA : Priority Memory Access

PMA = 1, if the token ring has been launched it is captured and kept in order to authorize memory accesses.

PMA = 0, memoryis accessible only if the token is present; after one memory access the token is re-launched from TRO pin of the current circuit to TRI pin of the next circuit.

TRD : Token Ring Disable

TRD = 1, if the token has been launched, the token ring is stopped and destroyed ; memory accesses are not possible. The token will not appear on TRO pin.

TRD = 0, the token ring is authorized; when the token will be launched, it will appear on TRO pin.

VIII - INTERNAL REGISTERS (continued)

 $\sqrt{27}$

VIII - INTERNAL REGISTERS (continued)

- MBL : Memory Bus Low impedance MBL = 1, the shared memory bus is at low impedance between two memory cycles. The memory bus includes Control bits, Data bits, Address bits. One Multi-HDLC is connectedto the shared memory. $MBL = 0$, the shared memory bus is at high impedance between two memory cycles. Several Muti-HDLCs can be connected to the shared memory. One pull up resistor is recommended on each wire.
- SBV : Six Bit Validation (A, E, S1/S4 bits). Global validation for 16 channels (Upstream and downstream).

SBV = 1, in reception, the six bit word (A, E, S1/S4) located in the same timeslot as D channel can be received from any input timeslot;when this word is receivedidenticaltwice consecutively, it is stored in the external shared memory and an interrupt is generated if not masked (like the reception of primitive from C/I channel). See "RECEIVE Command/Indicate INTERRUPT" on page 97.

Sixteen independent detections are performed if the contents of any input timeslot is switched in the timeslot 4n+3 of two GCI multiplexes (corresponding to DOUT4 and DOUT5) with (0 E n) £ 7). Only the contents of D channel will be transmitted from input timeslot to GCI multiplexes. From ISDN channels to GCI channels on page 34.

In transmission a six bit word $(A, E, S1/S4)$ can be transmitted continuously to any output timeslot via the TCIR. See "Transmit Command/Indicate Register TCIR (2A)H" on page 76. This word (A, E, S1/S4) is set instead of primitive (C1, C2, C3, C4) and A, E bits received from the timeslot 4n+3 of two GCI multiplexes and the new contents of this timeslot 4n+3 must be switched on the selected output timeslot.

SBV=0, the 16 six bit detections are not validated.

VIII.3 - Input Multiplex Configuration Register 0 - IMCR0 (04)H

See definition in next Paragraph.

VIII.4 - Input Multiplex Configuration Register 1 - IMCR1 (06)H

$ST(i)0$: STEP0 for each Input Multiplex $i(0 \le i \le 7)$, delayed or not.

ST(i)1 : STEP1 for each Input Multiplex $i(0 \le i \le 7)$, delayed or not.

DEL(i); : DELAYED Multiplex $i(0 \le i \le 7)$.

When IMTD = 0 (bit of SMCR), DEL = 1 is not taken into account by the circuit. 1/2 bit time 244ns if TDM at 2048 kHz,

1/2 bit time 122ns if TDM at 4096 kHz.

VIII - INTERNAL REGISTERS (continued)

LP (i) : LOOPBACK 0/7

LPi = 1, Output Multiplex i is put instead of Input Multiplex i ($0 \le i \le 7$). LOOPBACK is transparent or not in accordancewith OMVi (bit of Output Multiplex Configuration Register). LPi = 0, Normal case, Input Multiplex $i(0 \le i \le 7)$ is taken into account.

N.B. If DIN4 and DIN5 are GCI Multiplexes : then $ST(4)1 = ST(4)0 = 0$ and $ST(5)1 = ST(5)0 = 0$ normally.

VIII.5 - Output Multiplex Configuration Register 0 - OMCR0 (08)H

See definition in next Paragraph.

VIII.6 - Output Multiplex Configuration Register 1 - OMCR1 (0A)H

 $ST(i)0$: STEP0 for each Output Multiplex $i(0 \le i \le 7)$, delayed or not.

ST(i)1 : STEP1 for each Output Multiplex $i(0 \le i \le 7)$, delayed or not.

DEL(i); : DELAYED Multiplex $i(0 \le i \le 7)$.

When IMTD = 0 (bit of SMCR), DEL = 0 is not taken into account by the circuit.

1/2 bit time 244ns if TDM at 2048 kHz,

1/2 bit time 122ns if TDM at 4096 kHz.

OMV (i): Output Multiplex Validated 0/7

OMVi =1, condition to have DOUTi pin active $(0 \le i \le 7)$.

OMVi =0, DOUTi pin is High Impedance continuously $(0 \le i \le 7)$.

N.B. If DIN4 and DIN5 are GCI Multiplexes : then $ST(4)1 = ST(4)0 = 0$ and $ST(5)1 = ST(5)0 = 0$ normally.

VIII.7 - Switching Matrix Configuration Register - SMCR (0C)H

IMTD : Increased Minimum Throughput Delay

When $SI = 0$ (bit of CMDR, variable delay mode):

IMTD= 1,the minimum delaythroughthe matrixmemoryis threetimeslotswhateverthe selected TDM output.

 $IMTD = 0$, the minimum delay through the matrix memory is two time slots whatever the selected TDM output.

When IMTD = 0, the input TDMs cannot be delayed versus the frame synchronization (Use of IMCR is limited) and the output TDMs cannot be advanced versus the frame synchronization.(Useof OMCR is limited).

ky

STLC5465B

VIII - INTERNAL REGISTERS (continued)

DR64 : Data Rate of TDM6 is at 4Mb/s.Case:M1=M0=0 DR64 = 1, the signal received from DIN6 pin and the signal delivered by Dout6 pin are at 4Mb/s. DIN7 pin and DOUT7 pin are ignored. The Switching Matrix cannot be used to switch the channels to/from the HDLC controllers but the RX HDLC controller can be connectedto DIN8 and the TX HDLC controller can be connected to CB pin. The Time Division Multiplex 6 is constituted by 64 timeslots numbered from 0 to 63. DR64 = 0, the signals received from DIN6/7 pins and the signals delivered by Dout6/7 pins are at 2M b/s. M1/0 : Data Rate of TDM0/8; these two bits indicate the data rate of height Time Division Multiplexes TDM0/7 relative to DIN0/7

and DOUT0/7. The table below shows the different data rates with the clock frequency defined by HCL bit (General Configuration Register).

SW : Switching at 32 Kbit/s for the TDM0 (DIN0/DOUT0)

 $SW0=1$

DIN0 can receive 64 channelsat 32 Kbit/s if Data Rate of TDM0 is at 2048 Kbit/s. DOUT0 can deliver 64 channels at 32 Kbit/s.

DIN2/DOUT2 are not available.

DIN2 is used to receive internally TDM0 (DIN0) 4 bit-times shifted

DOUT2 is used to multiplex internally TDM2 and TDM4. Downstream switching at 32 kb/s on page 22.

- SW1 : SW1: Switching at 32 Kbit/s for the TDM1 (DIN1/DOUT1)
	- $SW1=1$

DIN1 can receive 64 channels at 32 Kbit/s if Data Rate of TDM1is at 2048 Kbit/s.DOUT0 can deliver 64 channels at 32 Kbit/s.

DIN3/DOUT3 are not available.

DIN3 is used to receive internally TDM1(DIN1) and to shift it (4 bit-times)DOUT3 is used to multiplex internally TDM3 and TDM5. Downstreamswitching at 32 kb/s on page 22. $SW1=0$

DIN0 receive 32 (or 24) channels at 64 Kbit/s or 64 (or 48) channels at 64 Kbit/s dependingon DR04 bit.

VIII.8 - Connection Memory Data Register - CMDR (0E)H

This 16 bit register is constituted by two registers : SOURCE REGISTER (SRCR) and CONTROL REGISTER (CTLR)

SOURCE REGISTER (SRCR) has two use modes depending on CM (bit of CMAR).

CM = 1, access to connection memory (read or write)

- PRSG = 0, ITS 0/4 and IM0/2 bits are defined hereafter :

- ITS $0/4$: Input time slot 0/4 define ITSx with : $0 \le x \le 31$;
- IM0/2 : Input Time Division Multiplex 0/2 define ITDMp with : $0 \le p \le 7$.

- PRSG = 1, the Pseudo Random Sequence Generator is validated, SRCR is not significant.

CM = 0, access to data memory (read only). SRC is the data register of the data memory.

CONTROL REGISTER (CTLR) defines each Output Time Slot OTSy of each Output Time Division Multiplex OTDMq :

- SI : SEQUENCE INTEGRITY
	- $SI = 1$, the delay is always : $(31 ITSx) + 32 + OTSy$.

 $SI = 0$, the delay is minimum to pass through the data memory.

LOOP : LOOPBACK per channel relevant if a bidirectional connection has been established. LOOP = 1, OTSy, OTDMq is taken into account instead of ITSy, ITDMq. OTSV = 1, transparentMode LOOPBACK. OTSV = 0, not Transparent Mode LOOPBACK.

OTSV : OUTPUT TIME SLOT VALIDATED OTSV = 1, OTSy OTDMq is enabled. OTSV = 0, OTSy OTDMq is High Impedance. (OTSy : Output Time slot with $0 \le y \le 31$; OTDMq : Output Time Division Multiplex with $0 \le q \le 7$).

S1/S0 : SOURCE 1/0

Note: Connection

When the source of D channels is selected (GCI channels defined by ITS 1/0) and when the destination is selected (Output timeslot defined by OTS 0/4; output TDM defined by OM 0/2) the upstream connection is set up; the downstream connection (reverse direction TDM to GCI) is set up automatically if ITS 2 bit is at 1. So BID, bit of CMAR must be written at"0".

Release

Remember: write $S1=1$, $S0=0$ and $ITS2$ bit = 0 to release the downstream connection: the upstream connection is released when the source changes.

 \sqrt{M}

TABLE: SWITCHING AT 16Kb/s WHEN ITS3 = 0

TABLE: SWITCHING AT 16KB/S when ITS3 =1

VIII.9 - Connection Memory Address Register - CMAR (10)H

This16 bitregisterisconstitutedby tworegisters: DESTINATIONREGISTER (DSTR) and ACCESSMODE REGISTER (AMR) respectively 8 bits and 6 bits.

DESTINATION REGISTER (DSTR)

ky

When DSTR Register is written by the microprocessor, a memoryaccess is launched. DSTR has two use modes dependingon CM (bit of CMAR).

CM = 1, access to connection memory (read or write) ;

OTS 0/4 : Output time slot 0/4 define OTSy with : $0 \le y \le 31$,

OM0/2 : Output Time Division Multiplex 0/2 define OTDMq with : $0 \le q \le 7$.

See table hereafter when DR04, DR24, DR44 and/or DR64 are at "1"; the bits of SMCR define the TDMs at 4 Mbit/s.

The IM2/1 bits of Source Register (SRCR of CMDR) indicate the DIN pin number and the OM2/1 bits of Destination Register (DSTR of CMAR) indicate the Dout pin number.

The ITS4/0 and IM0 bits of Source Register (SRCR of CMDR) indicate the input timeslot number. (IM0 bit is the Least Significant Bit; it indicates either even timeslot or odd timeslot.

The OTS4/0 and OM0 bits of Destination Register (DSTR of CMAR) indicate the output timeslot number. (OM0 bit is the Least Significant Bit; it indicates either even timeslot or odd timeslot

Nota Bene:

- CLOCK A/B is at 4 or at 8 MHz in accordance with HCL bit of General Configuration Register GCR (02).

HCL=1, bit clock frequency is at 8 192 KHz. For a TDM at 4 Mbit/s or 2Mbit/s, each received bit is sampled at 3/4 bit-time.

HCL=0, bit clock frequency is at 4 096 KHz

For a TDM at 4 Mbit/s, each received bit is sampled at half bit-time.

For a TDM at 2 Mbit/s, each received bit is sampled at 3/4 bit-time.

The definition of IMCRO/1, OMCRO/1 are kept with bit time = 244 ns

Remarks:

- OM0, bit5 of DSTR indicates either even TDM or odd TDM if TDM at 2 Mb/s.
- OM0, bit5 of DSTR indicates either even Output timeslot or odd Output timeslot if TDM at 4 Mb/s.
- IM0, bit5 of SRCR indicates either even TDM or odd TDM if TDM at 2 Mb/s.
- IM0, bit5 of SRCR indicates either even Output timeslot or odd Output timeslot if TDM at 4 Mb/s.
- CAC = CACL = 0, DSTR is the Address Register of the Connection Memory;
- CAC or CACL= 1, DSTR is used to indicate the current address for the Connection Memory; its contents is assigned to the outputs.

CM = 0, access to data memory (read only) ;

- DSTR is the Address Register of the Data Memory; its contents is assigned to the inputs.

ACCESS MODE REGISTER (AMR)

 $BID = 1$; Two connections are set up: ITSx ITDMp ------> OTSy OTDMq (LOOP of CMDR Register is taken into account) and ITSy ITDMq ------> OTSx OTDMp (LOOP of CMDR Register is not taken into account). $BID = 0$; One connection is set up:

ITSx ITDMp ------> OTSy OTDMq only.

CAC : CYCLICALACCESS

 $CAC = 1$ (BID is ignored)

if Write Connection Memory, an automatic data write from Connection Memory Data Register (CMDR) up to 256 locations of ConnectionMemory occurs. The first address is indicated by the register DSTR, the last is (FF)H.

if Read Connection Memory, an automatic transfer of data from the location indicated by the register (DSTR) into Connection Memory Data Register (CMDR) after reading by the microprocessor occurs. The last location is (FF)H.

CAC = 0, Write and Read Connection Memory in the normal way.

CACL : CYCLICAL ACCESS LIMITED CACL = 1 (BID is ignored) If Write Connection Memory, an automatic data write from Connection Memory Data Register (CMDR) up to 32 locations of Connection Memory occurs. The first location is indicated by OTS 0/4bits of the register (DSTR) related to OTDMq as defined by OM0/2 occurs. The last location is $q + 1$ $F(H)$. If Read Connection Memory, an automatic transfer of data from Connection Memory into

Connection Memory Data Register (CMDR) after reading this last by the microprocessor occurs.The first location is indicated by OTS 0/4 bits of the register (DSTR) related to OTDMq as defined by $OMO/2$. The last location is q +1 $F(H)$.

CACL = 0, Write and Read Connection Memory in the normal way.

- TC : Transparent Connection
	- $TC = 1$, (BID is ignored), if $READ = 0$:

 $CAC = 0$ and $CACL = 0$. The DSTR bits are taken into account instead of SRCR bits. SRCR bits are ignored (Destination and Source are identical). The contents of Input time slot i - Input multiplex j is switched into Output time slot i - Output multiplex j.

CAC = 0 and CACL = 1. Up to 32 "Transparent Connections" are set up.

 $CAC = 1$ and $CACL = 0$. Up to 256 "Transparent Connections" are set up.

TC = 0, Write and Read Connection Memory are in accordance with BID.

VIII.10 - Sequence Fault Counter Register - SFCR (12)H

This register is read only.

When this register is read by the microprocessor, this register is reset (0000)H.

F0/15 : FAULT0/15

Number of faults detected by the Pseudo Random Sequenceanalyzer if the analyzer has been validated and has recovered the receive sequence.

When the Fault Counter Register reaches $(FFFF)_H$ it stays at its maximum value.

VIII.11- Time Slot Assigner Address Register - TAAR (14)H

READ : READ MEMORY

READ = 1, Read Time slot Assigner Memory.

READ = 0, Write Time slot Assigner Memory.

TS0/4 : TIME SLOTS0/4

These five bits define one of 32 time slots in which a channel is set-up or not.

HDI : HDLC INIT HDI = 1, TSA Memory, Tx HDLC, Tx DMA, Rx HDLC, Rx DMA and GCI controllers are reset within 250ms. An automate writes data from Time slot Assigner Data Register (TADR) (except CH0/4 bits) into each TSA Memory location. If the microprocessor reads Time slot Assigner Memory after HDLC INIT, CH0/4 bits of Time slot Assigner Data Register are identical to TS0/4 bits of Time slot Assigner Address Register. $HDI = 0$, Normal state.

N.B. After software reset (bit 2 of IDCR Register) or pin reset the automate above-mentioned is working. The automate is stopped when the microprocessor writes TAAR Register with HDI = 0.

VIII.12 - Time Slot Assigner Data Register - TADR (16)H

VIII.13 - HDLC Transmit Command Register - HTCR (18)H

READ : READ COMMAND MEMORY READ = 1, READ COMMAND MEMORY. READ = 0, WRITE COMMAND MEMORY.

CH0/4 : These five bits define one of 32 channels.

C1/C0 : COMMAND BITS

P0/1 : PROTOCOL BITS

F : Flag

 $F = 1$; flags are transmitted between closing flag of current frame and opening flag of next frame. $F = 0$; "1" are transmitted between closing flag of current frame and opening flag of next frame.

NCRC : CRC NOT TRANSMITTED NCRC = 1, the CRC is not transmitted at the end of the frame. NCR C = 0, the CRC is transmitted at the end of the frame.

CSMA : Carrier Sense Multiple Access with Contention Resolution CSMA = 1, CB output and the Echo Bit are taken into account during this channel transmission by the Tx HDLC. CSMA = 0, CB output and the Echo Bit are defined by V11 (see " Time slot Assigner Data Register TADR (16)H").

ky

STLC5465B

VIII - INTERNAL REGISTERS (continued)

PEN : CSMA PENALTY significant if CSMA = 1 PEN = 1, the penalty value is 1 ; a transmitter which has transmitted a frame correctly will count (PRI +1) logic one received from Echo pin before transmitting next frame. (PRI, priority class 8 or 10 given by the buffer descriptor related to the frame. $PEN = 0$, the penalty value is 2 ; a transmitter which has transmitted a frame correctly will count (PRI +2) logic one received from Echo pin before transmitting next frame. (PRI, priority class 8 or 10 given by the transmit descriptor related to the frame).

CF : Common flag $CF = 1$, the closing flag of previous frame and opening flag of next frame are identical if the next frame is ready to be transmitted. $CF = 0$, the closing flag of previous frame and opening flag of next frame are distinct.

VIII.14 - HDLC Receive Command Register - HRCR (1A)H

- READ : READ COMMAND MEMORY READ = 1, READ COMMAND MEMORY. READ = 0, WRITE COMMAND MEMORY.
- CH0/4 : These five bits define one of 32 channels.

C1/C0 : COMMAND

P0/1 : PROTOCOL BITS

FM : Flag Monitoring.

This bit is a status bit read by the microprocessor.

FM=1: HDLC Controller is receiving a frame or HDLC Controller has just received one flag. FM is put to 0 by the microprocessor.

CRC : CRC stored in external memory CRC = 1, the CRC is stored at the end of the frame in external memory. CRC = 0, the CRC is not stored into external memory.

VIII.15 - Address Field Recognition Address Register - AFRAR (1C)H

The write operation is lauched when AFRAR is written by the microprocessor.

READ=0, WRITE AFR MEMORY.

CH0/4 : These five bits define one of 32 channels in reception

VIII.16 - Address Field Recognition Data Register - AFRDR (1E)H

AF0/15 : ADDRESS FIELD BITS

AF0/7 ; First byte received; AF8/15: Second byte received.

These two bytes are stored into Address Field Recognition Memory when AFRAR is written by the microprocessor.

AFM0/15: ADDRESS FIELD BIT MASK0/15 if AMM=1 (AMM bit of AFRAR)

AMF0/7. When AR10=1 (See HRCR) each bit of the first received byte is compared respectively to AFx bit if AFMx=0. In case of mismatching, the received frame is ignored. If AFMx=1, no comparison between AFx and the corresponding received bit.

AMF8/15. When AR20=1 (See HRCR) each bit of the second received byte is compared respectively to AFy bit if AFMy=0. In case of mismatching, the received frame is ignored. If AFMy=1, no comparison between AFy and the correspondingreceived bit.

Thesetwobytesare storedinto AddressField RecognitionMask Memorywhen AFRARis written by the microprocessor (AMM=1).

VIII.17 - Fill Character Register - FCR (20)H

FC0/7 : FILL CHARACTER (eight bits)

InTransparentModeM1, twomessagesareseparatedby FILLCHARACTERS andthedetection of one FILL CHARACTER marks the end of a message.

VIII.18 - GCI Channels Definition Register 0 - GCIR0 (22)H

The definitions of x and y indices are the same for GCIR0, GCIR1, GCIR2, GCIR3 :

- 0 ≤ x ≤ 7, 1 of 8 GCI CHANNELS belonging to the same multiplex TDM4 or TDM5

 $-y = 0$, TDM4 is selected

 $-y = 1$, TDM5 is selected.

VIII.19 - GCI Channels Definition Register 1 - GCIR1 (24)H

For definition see GCI Channels Definition Register above.

VIII.20 - GCI Channels Definition Register 2 - GCIR2 (26)H

For definition see GCI Channels Definition Register above.

VIII.21 - GCI Channels Definition Register 3 - GCIR3 (28)H

For definition see GCI Channels Definition Register above.

STLC5465B

VIII - INTERNAL REGISTERS (continued)

VIII.22 - Transmit Command / Indicate Register - TCIR (2A)H

When this register is written by the microprocessor, these different bits mean :

D=1: the 6 bit word A, E, S1, S2, S3, S4 is put instead of the six bits received latest during the timeslot 4n+3 (GCI channel defined by G0 and CA 0/2) and these 6 bit word is transmitted into any selected output timeslot after switching.

C6/1 : New Primitive to be transmitted to the selected GCI channel (DOUT4 or DOUT5). Case of D=0. C6 is transmitted first if ANA=1. C4 is transmitted first if ANA=0.

A, E, S1 to S4: New 6 bit word to be transmitted into any output timeslot. Case of D=1. The New Primitive (or the 6 bit word) is taken into account by the transmitter after writing bits 8 to 15 (if 8bit microprocessor).

Transmit Command/Indicate Register (after reading)

When this register is read by the microprocessor, these different bits mean :

A, E, S1 to S4: 6 bit word transmitted. Case of D=1.

PT0/1 : Status bits

VIII.23 - Transmit Monitor Address Register - TMAR (2C)H

When this register is written by the microprocessor, these different bits mean :

- $TIV = 1$, Time Out alarm generates an interrupt when the timer has expired.
- TIV = 0, Time Out alarm is masked.

If 8 bit microprocessor the Data (TMDR Register) is taken into account by the transmitter after writing bits 8 to 15 of this register.

Transmit Monitor Address Register (after reading)

When this register is read by the microprocessor, these different bits mean :

READ, MA0/2, G0 have same definition as already described for the write register cycle.

IDLE : When this bit is at "1", IDLE (all 1's) is transmitted during the channel validation.

EXE : EXECUTED

When this status bit is at "1", the command written previously by the microprocessor has been executed and a new word can be stored in the Transmit Monitor Data Register (TMDR) by the microprocessor.

When this bit is at "0", the command written previously by the microprocessor has not yet been executed.

ABT=1, the remote receiver has aborted the current message. TO : Time Out one millisecond TO = 1, the remote receiver has not acknowledged the byte which has been transmitted one millisecond ago.

VIII.24 - Transmit Monitor Data Register - TMDR (2E)H

M08/01: First Monitor Byte to transmit. M08 bit is transmitted first.

M18/11: Second Monitor Byte to transmit if NOB = 0 (bit of TMAR). M18 bit is transmitted first.

VIII.25 - Transmit Monitor Interrupt Register - TMIR (30)H

When the microprocessor read this register, this register is reset (0000)H.

MIxy : Transmit Monitor Channel x Interrupt, Multiplex y with :

0 ≤ x ≤ 7, 1 of 8 GCI CHANNELS belonging to the same multiplex TDM4 or TDM5

 $y = 0$, GCI CHANNEL belongs to the multiplex TDM4 and $y = 1$ to TDM5.

 $Mlxy = 1$ when:

- a word has been transmitted and pre-acknowledged by the Transmit Monitor Channel xy (In this case the Transmit Monitor Data Register (TMDR) is available to transmit a new word) or

- the message has been aborted by the remote receive Monitor Channel or

- the Timer has reached one millisecond (in accordancewith TIV bit of TMAR) by IM3 bit of IMR. When MIxy goes to "1", the Interrupt MTX bit of IR is generated. Interrupt MTX can be masked.

VIII.26 - Memory Interface Configuration Register - MICR (32)H

REF : MEMORY REFRESH

REF = 1, DRAM REFRESH is validated,

REF = 0, DRAM REFRESH is not validated.

R,S,T : These three bits define the external RAM circuit organization (1word=2bytes)

The cycle duration is always 15.625ms (512 periods of the clock applied on XTAL1 pin).

The cycle duration is always 15.625ms (512 periods of the clock applied on XTAL1 Pin).

- U,V,W,Z : These four bits define the different signals delivered by the MHDLC.
	- **First Case**: the external RAM circuit is DRAM $(T = 1 \text{ or } S = 1)$
	- U defines the time Tu comprised between beginning of cycle and falling edge of NRAS :
	- $U = 1$, Tu = 60ns U = 0, Tu = 30ns
	- V defines the time Tv comprised between falling edge of NRAS and falling edge of NCAS : $V = 1$, $Tv = 60$ ns - $V = 0$, $Tv = 30$ ns
	- W defines the time Tw comprised between falling edge of NCAS and rising edge of NCAS : $W = 1$, Tw = 60ns - $W = 0$, Tw = 30ns
	- Z defines the time Tz comprised between rising edge of NCAS and end of cycle :
	- $Z = 1$, $Tz = 60$ ns $Z = 0$, $Tz = 30$ ns

The total cycle is $Tu + Tv + Tw + Tz$.

The different output signals are high impedance during 15ns before the end of each cycle. **Second Case**: the external RAM circuit is SRAM $(T = 0 \text{ or } S = 0)$

- U and V define a part of write cycle for SRAM : the time Tuv comprised between falling edge and rising edge of NCE. The total of write cycle is : 15ns+Tuv + 15ns.

- W and Z definea partof readcycle for SRAM : the time Twz comprised betweenfalling edge of NOE and rising edge of NOE. The total of read cycle is : Twz +30ns

N.B. The differentoutput signals are high impedance during 15ns before theend of each cycle. On the outside of each (DRAM or SRAM) cycle all the outputs are high impedance or not in accordance with MBL bit (see "MBL : Memory Bus Low impedance").

Memory

P1 E0/1 : PRIORITY 1 for entity defined by E0/1

P2 E0/1 : PRIORITY 2 for entity defined by E0/1

P3 E0/1 : PRIORITY 3 for entity defined by E0/1

P4 E0/1 : PRIORITY 4 for entity defined by E0/1

Entity definition :

PRIORITY 5 is the last priority for DRAM Refresh if validated. DRAM Refresh obtains PRIORITY 0 (the first priority) automatically when the first half cycle is spent without access to memory.

After reset $(E400)_{H}$, the Rx DMA Controller has the PRIORITY 1

the Microprocessor has the PRIORITY 2 the Tx DMA Controller has the PRIORITY 3 the Interrupt Controller has the PRIORITY 4

the DRAM Refresh has the PRIORITY 5

VIII.27 - Initiate Block Address Register - IBAR (34)H

A8/23 : Address bits. These 16 bits are the segment address bits of the Initiate Block (A8 to A23 for the external memory).The offset is zero (A0 to A7 ="0").

The Initiate Block Address (IBA) is :

The 23 more significant bits define one of 8 Megawords. (One word comprises two bytes.) The least significant bit defines one of two bytes when the microprocessor selects one byte.

VIII.28 - Interrupt Queue Size Register - IQSR (36)H

CS0/1 : Command/Indicate Interrupt Queue Size These two bits define the size of Command/Indicate Interrupt Queue in external memory. The location is IBA + 256 + HDLC Queue size + Monitor Channel Queue Size (see The Initiate Block Address (IBA)).

MS0/2 : Monitor Channel Interrupt Queue Size

These three bits define the size of Monitor Channel Interrupt Queue in external memory. The location is IBA + 256 + HDLC Queue size.

HS0/2 : HDLC Interrupt Queue Size These three bits define the size of HDLC status Interrupt Queue in external memory for each channel. The location is IBA+256 (see The Initiate Block Address (IBA))

TBFS : Time Base running with Frame Synchronisationsignal

TBFS=1, the Time Base defined by the Timer Register (see page 92) is running on the rising edge of Frame Synchronisation signal.

TBFS=0, the Time Base defined by the Timer Register is running on the rising edge of MCLK signal.

VIII.29 - Interrupt Register - IR (38)H

This register is read only.

When this register is read by the microprocessor, this register is reset (0000)_H. If not masked, each bit at "1" generates "1" on INT0 pin.

VIII.30 - Interrupt Mask Register - IMR (3A)H

IM13/0 : INTERRUPT MASK 0/7

VIII.31 - Timer Register - TIMR (3C)H

This programmable register indicates the time at the end of which the Watch Dog delivers logic "1" on the pin WDO (which is an output) but only if the microprocessor does not reset the counterassigned (with the help of WDR bit of IDCR Identification and Dynamic Command Register) during the time defined by the Timer Register.

The Timer Register and its counter can be used as a time base by the microprocessor. An interrupt (TIM) is generatedat each period defined by the Timer Register if the microprocessor does not reset the counter with the help of WDR (bit of IDCR).

The Watch Dog or the Timer is incremented by the Frame Synchronisation clock (TBFS=1) or by a submultiple of MCLK signal (TBFS=0; TBFS, bit of Interrupt Queue Size Register).

When TSV=1{Time Stamping Validated (GCR)} this programmable register is not used.

VIII.32 - Test Register - TR (3E)H

T15/0 : Test bits 0/15

These bits are reserved for the test of the circuit in production

IX - EXTERNAL REGISTERS

ky

These registers are located in shared memory. Initiate Block Address Register (IBAR) gives the Initiate Block Address (IBA) in shared memory (see Register IBAR(34)H on Page 90). 'Not used' bits (Nu) are accessible by the microprocessor but the use of these bits by software is not

recommended.

IX.1 - Initialization Block in External Memory

When Direct Memory Access Controller receives Start from one of 64 channels, it reads initialization block immediately to know the first address of the first descriptor for this channel.

Bit 0 of Transmit Descriptor Address (TDA Low) and bit 0 of Receive Descriptor Address (RDA Low), are at ZERO mandatory. This Least Significant Bit is not used by DMA Controller, The shared memory is always a 16 bit memory for the DMA Controller.

N.B. If several descriptors are used to transmit one frame then before transmitting frame, DMA Controller stores the address of the first Transmit Descriptor Address into this Initialization Block.

IX.2 - Receive Descriptor

This receive descriptor is located in shared memory. The quantity of descriptors is limited by the memory size only.

The 5 first words located in shared memory to RDA+00 from RDA+08 are written by the microprocessor and read by the DMAC only. The 6th word located in shared memory in RDA+10 is written by the DMAC only during the frame reception and read by the microprocessor.

- SOB : Size Of the Buffer associated to descriptor up to 2048 words (1 word = 2 bytes). If SOB = 0, DMAC goes to next descriptor.
- RBA : Receive Buffer Address. LSB of RBALow is at Zero mandatory.
- RDA : Receive Descriptor Address.
- NRDA : Next Receive Descriptor Address. LSB of NRDALow is at Zero mandatory.
- NBR : Number of Bytes Received (up to 4096).

IX.2.1 - Bits written by the Microprocessor only

IBC : Interrupt if the buffer has been completed. IBC=1, the DMAC generates an interrupt if the buffer has been completed. EOQ : End Of Queue.

EOQ=1, the DMAC stops immediately its reception generates an interrupt (HDLC = 1 in IR) and waits a command from the HRCR (HDLC Receive Command Register). EOQ=0, the DMAC continues.

IX.2.2 - Bits written by the Rx DMAC only

IX.2.3 - Receive Buffer

Each receive buffer is defined by its receive descriptor.

The maximum size of the buffer is 2048 words (1 word=2 bytes)

Note: for Motorola processors, a swap may be necessary to read/write the Receive Buffer.

94/101

IX.3 - Transmit Descriptor

This transmit descriptor is located in shared memory. The quantity of descriptors is limited by the memory size only.

The 5 first words located in shared memory to TDA+00 from TDA+08 are written by the microprocessor and read by the DMAC only. The 6th word located in shared memory in TDA+10 is written by the DMAC only during the frame reception and read by the microprocessor.

NBT : Number of Bytes to be transmitted (up to 4096).

- TBA : Transmit Buffer Address. LSB of TBALow is at Zero mandatory.
- TDA : Transmit Descriptor Address.
- NTDA : Next Transmit Descriptor Address. LSB of NTDALow is at Zero mandatory.

IX.3.1 - Bits written by the Microprocessor only

IX.3.2 - Bits written by the DMAC only

- CFT : Frame correctly transmitted $CFT = 1$, the Frame has been correctly transmitted.
	- CFT = 0, the Frame has not been correctly transmitted.
- ABT : Frame Transmitting Aborted ABT = 1, the frame has been aborted by the microprocessor during the transmission. ABT = 0, the microprocessor has not aborted the frame during the transmission.

UND : Underrun

UND = 1, the transmit FIFO has not been fed correctly during the transmission. UND = 0, the transmit FIFO has been fed correctly during the transmission.

IX.3.3 - Transmit Buffer

Each transmit buffer is defined by its transmit descriptor. The maximum size of the buffer is 2048 words (1 word=2 bytes)

Note: for Motorola processors, a swap may be necessary to read/write the Receive Buffer.

IX.4 - Receive & Transmit HDLC Frame Interrupt

This word is located in the HDLC interrupt queue ; IQSR Register indicates the size of this HDLC interrupt queue located in the external memory.

NS : New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the NS bit :

if NS = 0, the Interrupt Controller puts this bit at '1' when it writes the status word of the frame which has been transmitted or received.

if NS = 1, the Interrupt Controller puts ICOV bit at '1' to generate an interrupt (IR Register). When the microprocessor has read the status word, it puts this bit at '0' to acknowledgethe new status. This location becomes free for the Interrupt Controller.

Transmitter

- $Tx : Tx = 1$. Transmitter
- A4/0 : Tx HDLC Channel 0 to 31
- RRLF : Ready to Repeat Last Frame
- In consequenceof event suchas AbortCommandHDLC, Controller is waiting Startor Continue. EOQ : End of Queue
	- The Transmit DMA Controller (or the Receive DMA Controller) has encountered the current Descriptor with EOQ at "1". DMAController is waiting "Continue" from microprocessor.
- HALT : The Transmit DMA Controller has received HALT from the microprocessor; it is waiting" Continue" from microprocessor.
- BE : Buffer Empty If BINT bit of Transmit Descriptor is at '1', the Transmit DMAController puts BE at "1" when the buffer has been emptied. CFT : Correctly Frame Transmitted
	- A frame has been transmitted. This status is provided only if BINT bit of Transmit Descriptor is at '1'. CFT is located in the last descriptor if several descriptors are used to define a frame.

Receiver

- $Tx : Tx = 0$. Receiver
- A4/0 : Rx HDLC Channel 0 to 31
- ERF : Error detected on Received Frame

An error such as CRC not correct, Abort, Overflow has been detected.

- EOQ : End of Queue The receive DMA Controller has encountered the current receive Descriptor with EOQ at "1". DMA Controller is waiting "Continue" from microprocessor.
- HALT : The Receive DMA Controller has received HALT or ABORT (on the outside of frame) from the microprocessor; it is waiting "Continue" from the microprocessor.
- BE : Buffer Filled If IBC bit of Receiver Descriptor is at '1', the Receive DMA Controller puts BF at"1" when it has filled the current buffer with data from the received frame. CFR : Correctly Frame Received

Areceive frame isended with a correctCRC. Theend oftheframe islocated in thelastdescriptor if several Descriptors.

IX.5 - Receive Command / Indicate Interrupt

IX.5.1 - Receive Command / Indicate Interrupt when TSV = 0

Time Stamping not validated (bit of GCR Register)

This word is located in the Command/Indicate interrupt queue ; IQSR Register indicates the size of this interrupt queue located in the external memory.

NS : New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the NS bit :

if $NS = 0$, the Interrupt Controller puts this bit at '1' when it writes the new primitive which has been received.

if NS = 1, the Interrupt Controller puts INTFOV bit at '1' to generate an interrupt (IR Interrupt Register).

When the microprocessor has read the status word, it puts this bit at '0' to acknowledgethe new status. This location becomes free for the Interrupt Controller.

S0/S1 Source of the event:

- G0 : This bit defines one of two GCI y (DIN4/DOUT4 or DIN5/DOUT5). $G0 = 0$, $GClO$ ($DIN4/DOUT4$) is the source. $G0 = 1$, $GCI1$ ($DINS/DOUT5$) is the source.
- A2/0 : GCI Channel 0 to 7 belonging to GCI 0 or GCI 1.
- C6/1 : New Primitive received twice consecutively. Case of S0=S1=0.

A, E, S1/S4 bits received twice consecutively. Case of $S0 = 1 S1 = 0$.

Bit0/5 are not Significant when $SO = 0$, $S1 = 1$.

IX.5.2 - Receive Command / Indicate Interrupt when TSV = 1

Time Stamping validated (bit of GCR Register)

These two words are located in the Command/Indicateinterrupt queue.

First word see definition above.

T0/15: binary counter value when a new primitive is occured.

IX.6 - Receive Monitor Interrupt

IX.6.1 - Receive Monitor Interrupt when TSV = 0

TSV : Time Stamping not Validated (bit of GCR Register)

These two words are transferredinto the Monitor interrupt queue ; IQSR Register indicates the size of this interrupt queue located in the external memory.

NS : New Status. Before writing the features of event in the external memory the Interrupt Controller reads the NS bit : if NS = 0, the Interrupt Controller stores two new bytes M1/8 and M11/18 then puts NS bit at '1' when it writes the status of these two bytes which has been received. if NS = 1, the Interrupt Controller puts ICOV bit at '1' to generate an interrupt (IR Register). G0 : G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output. G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output. L : Last byte L=1, two cases: if ODD = 1, the following word of the InterruptQueue contains the Last byte of message if ODD =0, the previous word of the Interrupt Queue (concerning this channel) contains the Last byte of message. $L = 0$, the following word and the previous word does not contains the Last byte of message. F : First byte F=1, the following word contains the First byte of message. F=0, the following word does not contain the First byte of message. A : Abort A=1, Received message has been aborted.

- ODD : Odd byte number $ODD = 1$, one byte has been written in the following word.
	- $ODD = 0$, two bytes have been written in the following word.
- In case of V* protocol ODD,A,F,L bits are respectively 1,0,1,1.
- M1/8 : New Byte received twice consecutively if GCI Protocol has been validated. Byte received once if V* Protocol has been validated.
- M11/18 : Next new Byte received twice consecutively if GCI Protocol has been validated. This byte is at "1" in case of V* protocol.

IX.6.2 - Receive Monitor Interrupt when TSV = 1

These four words are located in the Monitor interrupt queue ; IQSR Register indicates the size of this interrupt queue located in the external memory.

NS : New Status.

Before writing the features of event in the external memory the Interrupt Controller reads the NS bit :

if NS = 0, the Interrupt Controller stores two new bytes M1/8 and M11/18 then puts NS bit at '1' when it writes the status of these two bytes which has been received.

if NS = 1, the Interrupt Controller puts ICOV bit at '1' to generate an interrupt (IR Register).

- G0 : G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output. G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.
- L : Last byte
	- L=1, two cases:

if ODD = 1, the following word of the InterruptQueue contains the Last byte of message if ODD =0, the Last byte of message has been stored at the previous access of the Interrupt Queue (concerning this channel).

L=0, the following word and the previous word does not contain the Last byte of message.

- F : First byte F=1, the following word contains the First byte of message. F=0, the First byte of message is not the following word. A : Abort A=1, Received message has been aborted. ODD : Odd byte number ODD = 1, one byte has been written in the following word. ODD = 0, two bytes have been written in the following word. M1/8 : New Byte received twice consecutively if GCI Protocol has been validated. Byte received once if V* Protocol has been validated. M11/18 : Next new Byte received twice consecutively if GCI Protocol has been validated. This byte is at "1" in case of V* protocol.
- T15/0 : Binary counter value when a new primitive is occurred.

ky

X - PQFP160 PACKAGE MECHANICAL DATA

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

1998 SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

