Monolithic Linear IC

LA7220

Electronic Switch for VCR/Audio Use



Overview

The LA7220 is a 3-channel 2-position high-performance analog switch having wide application from audio band to video band. It is also provided with 2 channels of muting function.


Features

- 3-channel 2-position switch
- Wide input dynamic range
- Low distortion
- Good frequency characteristic
- Muting available

Package Dimensions

unit : mm

3006B-DIP16



Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		15	V
Allowable power dissipation	Pd max	Ta ≦ 65°C	500	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		12	V
Operating voltage range	V _{CC} op		9 to 13	V

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Operating Characteristics at Ta = 25°C, V_{CC} = 12 V

Paramete	er	Symbol	Co	onditions	min	typ	max	Unit
Current drain		I _{CC}				30.0	39.9	mA
Total harmonic distortion		THD	Rg = 600 Ω, 4.5 Vp-p (Note 1)	o, f = 1 kHz, R _L = ∞,		0.007	0.1	%
Noise voltage		V _{NO}	Rg = 600 Ω, f = 20 H (Note 1)	z to 20 kHz, $R_L = \infty$,		-93	-80	dBs
-	1ch	CR1	Input 1: $Rg = 50 \Omega$, 2 Input 2: $Rg = 500 \Omega$,			-50		dB
Crosstalk	2ch	CR2	Input 1: Rg = 50 Ω, (Note 2)	-60			dB
	3ch	CR3	Input 1: Rg = 50 Ω, (Note 2)	-50			dB
Pedestal level		∆Vped	V _{CTL} (Pins 10, 13, 1	5) = 0 to 12 V, (Note 1)	-100		0 + 100	mV
Maximum input voltag	je	V _{IN max}	Rg = 600 Ω, f = 1 kH (Note 1)	z, R _L = ∞, THD = 1%,	5.0			Vр-р
2nd harmonic voltage	1	H2	Rg = 50 Ω, 4.0 Vp-p, (Note 1)	-	-46	-55		dB
3rd harmonic voltage		НЗ	Rg = 50 Ω, 4.0 Vp-p, (Note 1)	$f = 1 MHz, R_L = \infty,$	-46	-55		dB
Switch changeover voltage		V _{CTLS}	(Note 1)		2.6	3.1	4.0	V
Mute threshold voltage		V _{ML}	Low level, (Note 3)		1.1	1.5	1.9	V
white threshold voltag	1ch		High level, (Note 3)	High level, (Note 3)				V
	1ch	V _{MH}			-50	-68		dB
Crosstalk between channels	2ch	1	$Rg = 500 \Omega, R_{L} = \infty,$		-50	-68		dB
Charmens	3ch		1\\y = 50 \s2, 2 \vp-p, 1	= 3.30 Miliz, (Note 4)	Hz, $R_L = \infty$, -93 -80 = 3.58 MHz, -50 -50 -60 -50 -50 12 V, (Note 1) -100 0 + 100 \circ , THD = 1%, 5.0 0 Iz, $R_L = \infty$, -46 -55 Iz, $R_L = \infty$, -46 -50 Iz, $R_L = \infty$, -46 -50 Iz, $R_L = \infty$, -50 -68 -50 -68 0 -50 -68 0 Iz, (Note 3) 10 0 Iz, (Note 3) 7.9 0	dB		
Mute compression ratio				Rg = 600 Ω, 2 Vp-p, f = 1 kHz, R _L = ∞ , series resistance 10 kΩ, (Note 3)				dB
Control pin flow-in cu	rrent	ICTL	(Note 1)		8		μA	
Input impedance		Z _{IN}	(Note 1)		10		kΩ	
Output impedance		Z _{OUT}	(Note 1)		29		Ω	
	(D: - 4)		$V_{pin15} = 0 V$	Testeriat MAA		7.9		V
	(Pin 1)	V _{pin1}	$V_{pin15} = 12 V$	lest point: V14		7.9		V
	(Pin 2)	V _{pin2}		Test point: V2		7.2		V
	(D:		V _{pin13} = 0 V	Test sector 140		7.9		V
	(Pin 5)	V _{pin5}	V _{pin13} = 12 V	lest point: V16		7.9		V
	(Pin 6)	V _{pin6}		Test point: V5		7.2		V
	(Pin 7)	V _{pin7}		Test point: V7		7.2		V
Pin voltage	(D: - 0)		V _{pin10} = 0 V	Test as ist 1/40		7.9		V
Fill voltage	(Pin 8)	V _{pin8}	V _{pin10} = 12 V	lest point: V18		7.9		V
	(D: - 0)		$V_{pin10} = 0 V$	Testers'st M47		7.9		V
	(Pin 9)	V _{pin9}	$V_{pin10} = 12 V$	lest point: V17		7.9		V
	(Din 12)	N	$V_{pin13} = 0 V$			7.9		V
	(Pin 12)	V _{pin12}	$V_{pin13} = 12 V$	lest point: v15		7.9		V
	(Din 16)	N	$V_{pin15} = 0 V$			7.9		V
	(Pin 16)	V _{pin16}	$V_{pin15} = 12 V$	Test point: V13		7.9		V


Note 1. Measurements are made for each of 1ch, 2ch, 3ch using input A and input B.

Input A: V_{CTL} (pins 10, 13, 15) is 12 V at the measurement mode.


Input B: V_{CTL} is 0 V at the measurement mode.

- 2. Measurements are made using input A and B.
- 3. Measurements are made for 1ch, 3ch.
- 4. Measurements are made for each of 1ch, 2ch, 3ch using input A and B on other channels.

Equivalent Circuit Block Diagram



Test Circuit



Test Conditions


Item		Currente e l		SW, VR mode												
		Symbol	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	SW9	VR1	VR2	VR3	point	
Current dra	ain	Icc	с	с	С	с	с	С	а	а	а	b	b	b	A1	
Total	1chA	THD	b	с	с	с	с	с	а	а	а	а	b	b	V3	
harmonic distortion	1chB	THD	с	b	С	с	с	С	а	а	а	b	b	b	V3	
	2chA	THD	с	с	b	с	с	С	а	а	а	b	а	b	V6	
	2chB	THD	с	С	С	b	с	С	а	а	а	b	b	b	V6	
	3chA	THD	с	с	с	с	b	с	а	а	а	b	b	а	V8	
	3chB	THD	с	с	С	с	с	b	а	а	а	b	b	b	V8	
Noise	1chA	V _{NO}	с	с	с	с	с	С	а	а	а	а	b	b	V3	
	1chB	V _{NO}	с	с	с	с	с	С	а	а	а	b	b	b	V3	
	2chA	V _{NO}	с	с	с	с	с	с	а	а	а	b	а	b	V6	
	2chB	V _{NO}	с	с	с	с	с	С	а	а	а	b	b	b	V6	
	3chA	V _{NO}	с	с	С	с	с	С	а	а	а	b	b	а	V8	
	3chB	V _{NO}	с	с	С	с	с	С	а	а	а	b	b	b	V8	
Crosstalk	1chA	CR	с	а	С	с	с	С	а	а	а	а	b	b	V3	
	1chB	CR	а	с	С	с	с	С	а	а	а	b	b	b	V3	
	2chA	CR	с	с	С	а	с	С	а	а	а	b	а	b	V6	
	2chB	CR	с	с	а	с	с	С	а	а	а	b	b	b	V6	
	3chA	CR	с	с	С	с	с	а	а	а	а	b	b	а	V8	
	3chB	CR	с	с	С	с	а	С	а	а	а	b	b	b	V8	
Pedestal	1ch	ΔV_{PED}	с	с	С	С	с	С	а	а	а	a/b	b	b	V2	
level	2ch	ΔV_{PED}	с	с	С	с	с	С	а	а	а	b	a/b	b	V5	
	3ch	ΔV_{PED}	с	С	с	с	С	С	а	а	а	b	b	a/b	V7	

ltem		Symbol						SW, VF	R mode						Test
item		,	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	SW9	VR1	VR2	VR3	point
Maximum	1chA	V _{IN max}	b	С	с	с	с	с	а	а	а	а	b	b	V19
input voltage	1chB	V _{IN max}	с	b	С	с	С	с	а	а	а	b	b	b	V1
0	2chA	V _{IN max}	с	С	b	с	с	с	а	а	а	b	а	b	V19
	2chB	V _{IN max}	с	С	с	b	с	с	а	а	а	b	b	b	V1
	3chA	V _{IN max}	с	С	С	с	b	с	а	а	а	b	b	а	V19
	3chB	V _{IN max}	с	С	с	с	с	b	а	а	а	b	b	b	V1
2nd	1chA	H2-1	а	С	с	с	с	с	а	а	b	а	b	b	V3
harmonic voltage	1chB	H2-1	с	а	с	с	с	с	а	а	b	b	b	b	V3
g .	2chA	H2-2	с	С	а	с	с	с	а	а	b	b	а	b	V6
	2chB	H2-2	с	С	С	а	с	с	а	а	b	b	b	b	V6
	3chA	H2-3	с	С	с	с	а	с	а	а	b	b	b	а	V8
	3chB	H2-3	с	С	с	с	с	а	а	а	b	b	b	b	V8
3rd	1chA	H3-1	а	с	с	с	с	с	а	а	b	а	b	b	V3
harmonic	1chB	H3-1	с	а	с	с	с	с	а	а	b	b	b	b	V3
voltage	2chA	H3-2	с	с	а	с	с	с	а	а	b	b	а	b	V6
	2chB	H3-2	с	с	с	а	с	с	а	а	b	b	b	b	V6
	3chA	H3-3	с	С	с	с	а	с	а	а	b	b	b	а	V8
	3chB	H3-3	с	С	с	с	с	а	а	а	b	b	b	b	V8
Switch	1ch	V _{CTLS}	а	а	с	с	с	с	а	а	а	Var*	b	b	V10
changeover	2ch	VCTLS	с	с	а	а	с	с	а	а	а	b	Var*	b	V11
voltage	3ch	V _{CTLS}	с	с	с	с	а	а	а	а	а	b	b	Var*	V12
Mute	1ch	V _{ML}	b	b	С	С	С	С	b	a	а	Var*	b	b	V10
threshold	1ch	V _{MH}	b	b	c	c	c	c	b	a	a	Var*	b	b	V10
	3ch	V _{ML}	c	c	c	c	b	b	a	b	a	b	b	Var*	V12
	3ch	V _{MH}	c	c	c	c	b	b	a	b	a	b	b	Var*	V12
Crosstalk	1ch	* MH	c	c	c	c	a	c	a	a	a	a	a	a	V3
between	1ch		c	c	c	c	c	a	a	a	a	a	a	b	V3
channels	1ch		c	c	c	c	a	c	a	a	a	a	b	a	V3
	1ch		c	c	c	c	c	a	a	a	a	a	b	b	V3
	1ch		c	c	a	c	c	c	a	a	a	b	a	a	V3
	1ch		c	c	a	c	c	c	a	a	a	b	a	b	V3
	1ch		c	c	c	a	c	c	a	a	a	b	b	a	V3
	1ch		c	c	c	a	c	c	a	a	a	b	b	b	V3
	2ch		c	c	c	c	a	c	a	a	a	a	a	a	V6
	2ch		c	c	c	c	c a	a	a			a	a	b	V6 V6
	2ch		c	c	c	c	a	c a	a	a a	a	b	a	a	V6
	2ch		c	c	c	c	c a	a	a	a	a a	b	a	b	V6
	2ch												b		V6
			a	c	c	c	c	c	a	a	a	a		a b	
	2ch 2ch		a	c	c	c	c	c	a	a	a	a b	b	b	V6
	2ch		c	a	c	c	c	c	a	a	a	b	b	a b	V6
	2ch		c	a	c	c	c	c	a	a	a	b	b	b	V6
	3ch		c	C	a	c	c	c	a	a	a	a	a b	a	V8
	3ch		С	С	С	a	С	С	a	a	а	a	b	a	V8
	3ch		С	С	а	С	С	С	a	а	а	b	a	a	V8
	3ch		С	С	С	а	С	с	а	а	а	b	b	a	V8
	3ch		а	С	С	С	С	С	а	а	а	а	a	b	V8
	3ch		а	С	С	С	С	С	а	а	а	a	b	b	V8
	3ch		С	а	С	С	С	С	а	а	а	b	а	b	V8
	3ch		С	а	с	с	с	с	а	а	а	b	b	b	V8
Mute compression	1ch		b	b	с	с	с	с	b	а	а	Var*	b	b	V4
ratio	' 3ch		С	С	С	С	b	b	а	b	а	b	b	Var*	V9

LA7220	
--------	--

li e e		Currente est		SW,VR mode												
ltem		Symbol	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	SW9	VR1	VR2	VR3	point	
Control pir	n 1ch	I _{CTL1}	с	с	С	с	с	с	а	а	а	а	b	b	A2	
flow-in current	2ch	I _{CTL2}	С	с	С	с	с	с	а	а	а	b	а	b	A3	
Carrona	3ch	I _{CTL3}	С	С	С	С	С	с	а	а	а	b	b	а	A4	
Pin	(Pin 1)	V _{pin1}	С	с	С	с	с	с	а	а	а	b	b	b	V14	
voltage	(Pin 1)	V _{pin1}	с	с	С	с	С	с	а	а	а	а	b	b	V14	
	(Pin 2)	V _{pin2}	С	с	С	с	с	с	а	а	а	b	b	b	V2	
	(Pin 5)	V _{pin5}	С	С	С	с	с	с	а	а	а	b	b	b	V16	
	(Pin 5)	V _{pin5}	с	с	С	с	с	с	а	а	а	b	а	b	V16	
	(Pin 6)	V _{pin6}	с	с	С	с	с	с	а	а	а	b	b	b	V5	
	(Pin 7)	V _{pin7}	С	С	С	с	С	с	а	а	а	b	b	b	V7	
	(Pin 8)	V _{pin8}	с	с	С	с	с	с	а	а	а	b	b	b	V18	
	(Pin 8)	V _{pin8}	с	с	С	с	с	с	а	а	а	b	b	а	V18	
	(Pin 9)	V _{pin9}	с	с	С	с	с	с	а	а	а	b	b	b	V17	
	(Pin 9)	V _{pin9}	С	С	С	С	С	с	а	а	а	b	b	а	V17	
((Pin 12)	V _{pin12}	С	с	С	с	с	с	а	а	а	b	b	b	V15	
((Pin 12)	V _{pin12}	с	с	С	с	с	с	а	а	а	b	а	b	V15	
((Pin 16)	V _{pin16}	С	с	С	с	с	с	а	а	а	b	b	b	V13	
((Pin 16)	V _{pin16}	с	С	С	С	С	С	а	а	а	а	b	b	V13	

(Note) Var*: While monitoring pins 2, 6, 7, adjust so that the minimum output is obtained. Mute Threshold: While monitoring pins 3, 11, measure the minimum and maximum values of V10, V12 when the minimum output is obtained.



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1996. Specifications and information herein are subject to change without notice.