


AC CHARACTERISTICS TIMING (Continued)



AC CHARACTERISTICS (Continued)

Number Symbol	Parameter	Z80-4 SIO		Z80-6 SIO		Notes*	
		Min	Max	Min	Max		
1	T _{ePh}	Pulse Width (High)	200 ^c	200 ^c	200 ^c	2	
2	T _{ePl}	Pulse Width (Low)	200 ^c	200 ^c	200 ^c	2	
3	T _{eTxC}	T _{eC} Cycle Time	400 ^c	=c	330 ^c	=c	2
4	T _{eTxCl}	T _{eC} Width (Low)	180 ^c	=c	100 ^c	=c	2
5	T _{eTxCh}	T _{eC} Width (High)	180 ^c	=c	100 ^c	=c	2
6	T _{eTxC(RxD)}	T _{eC} i to TxD Delay (x1 Mode)	300 ^a		220 ^a		2
7	T _{dTxC(W/RD)}	T _{eC} i to W/RDY i Delay (Ready Mode)	5 ^c	5 ^c	5 ^c	5 ^c	1
8	T _{dTxC(INT)}	T _{eC} i to INT i Delay	5 ^c	5 ^c	5 ^c	5 ^c	1
9	T _{dRxC}	R _{eC} Cycle Time	400 ^c	=c	330 ^c	=c	2
10	T _{wRxCl}	R _{eC} Width (Low)	180 ^c	=c	100 ^c	=c	2
11	T _{wRxCh}	R _{eC} Width (High)	180 ^c	=c	100 ^c	=c	2
12	T _{ePxD(RxC)}	RxD to R _{eC} i Setup Time (x1 Mode)	0 ^c		0 ^c		2
13	T _{hRxD(RxC)}	R _{eC} i to RxD Hold Time (x1 Mode)	140 ^c		100 ^c		2
14	T _{dRxC(W/RD)}	R _{eC} i to W/RDY i Delay (Ready Mode)	10 ^c	13 ^c	10 ^c	13 ^c	1
15	T _{dRxC(INT)}	R _{eC} i to INT i Delay	10 ^c	13 ^c	10 ^c	13 ^c	1
16	T _{dRxC(SYNC)}	R _{eC} i to SYNC i Delay (Output Modes)	4 ^c	7 ^c	4 ^c	7 ^c	1
17	T _{dSYNC(RxC)}	SYNC i to R _{eC} i Setup (External Sync Modes)	-100 ^c		-100 ^c		2

* In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.

1. Units equal to System Clock Periods.

2. Units in nanoseconds (ns).

* Clock-cycle time-dependent characteristics. See Footnotes to AC Characteristics.

+ Timings are preliminary and subject to change. Units in nanoseconds.

a Tested

b Guaranteed by Design

c Guaranteed by Characterization

Zilog

Z08440/1/2/4 Customer
Procurement Spec (CPS)

GENERAL DESCRIPTION

The Z80 SIO Serial Input/Output Controller is a dual-channel data communication interface with extraordinary versatility and capability. Its basic functions as a serial-to-parallel, parallel-to-serial converter/controller can be programmed by a CPU for a broad range of serial communication applications.


The device supports all common asynchronous and synchronous protocols, byte- or bit-oriented, and performs all of the functions traditionally done by UARTs, USARTs, and synchronous communication controllers combined, plus additional functions traditionally performed by the CPU. Moreover, it does this on two fully-independent channels, with an exceptionally sophisticated interrupt structure that allows very fast transfers.

Full interfacing is provided for CPU or DMA control. In addition to data communication, the circuit can handle virtually all types of serial I/O with fast, or slow, peripheral devices. While designed primarily as a member of the Z80 family, its versatility makes it well suited to many other CPUs.

Z80 is a registered trademark of Zilog, Inc.

Copyright 1986 by Zilog, Inc.
All rights reserved. Specifications
(parameters) on products delivered
in the future are subject to change
without notice. All parameters
are tested, except those which are
characterized or guaranteed by
design.

Zilog, Inc. 1315 Dell Ave., Campbell, California 95008
Telephone (408)370-8000 TWX 910-338-7621



AC CHARACTERISTICS					
Number of Cycles					
1	T _{DC}	Clock Cycle Time	RD to Clock + Setup Time		
2	T _{WON}	Clock Width (t _{WON})	RD to Clock + Setup Time		
3	T _{TC}	Clock Fall Time	RD to Clock + Setup Time		
4	T _{RC}	Clock Rise Time	RD to Clock + Setup Time		
5	T _{WCI}	Clock Width (t _{WCI})	RD to Clock + Setup Time		
6	T _{ADG}	Clock Cycle Time	RD to Clock + Setup Time		
7	T _{SCS}	RD to Clock + Setup Time	RD to Clock + Setup Time		
8	T _{DCD}	Clock to RD Delay	RD to Clock + Setup Time		
9	T _{RCG}	Delay to Clock + Setup Time	RD to Clock + Setup Time		
10	T _{DPGCG}	RD to Data Out Delay	RD to Clock + Setup Time		
11	T _{DODD}	RD to Data Out Delay (NTACK Cycle)	RD to Clock + Setup Time		
12	T _{MATC}	MT to Clock + Setup Time	RD to Clock + Setup Time		
13	T _{TRM}	RD to TRO + Setup Time (NTACK Cycle)	RD to Clock + Setup Time		
14	T _{DMTGC}	MT to TRO + Setup Time (NTACK Cycle)	RD to Clock + Setup Time		
15	T _{DETRC}	IE1 to IE0 + Delay (IE1 ED decode)	RD to Clock + Setup Time		
16	T _{DETRC}	IE1 to IE0 + Delay (IE1 ED decode)	RD to Clock + Setup Time		
17	T _{DCINT}	Clock to WR _Y + Delay (WR _Y Mode)	RD to Clock + Setup Time		
18	T _{DCW/RWM}	IORQ + t _{WR_Y} + Delay (WR _Y Mode)	RD to Clock + Setup Time		
19	T _{DCW/RWM}	IORQ + t _{WR_Y} + Delay (WR _Y Mode)	RD to Clock + Setup Time		
20	T _{DCW/RWM}	IORQ + t _{WR_Y} + Delay (WR _Y Mode)	RD to Clock + Setup Time		
21	T _H	Any unspecified Hold when Setup is specified	RD to Clock + Setup Time		
22	See Footnotes				

* Tested by guaranteed by Design or Guaranteed by Characterization.
+ Transitions are pre-latchable and subject to change. Units in nanoseconds.
AC Characteristics.
\$ See AC Characteristics section. See Footnotes.

c Guaranteed by Design
b Guaranteed by Characterization

d Specified temperature and voltage range

V _{ILC}	Clock Input Low Voltage	V _{CC} -0.6 ^a	+0.45 ^b	V	Supply Voltage
V _{ILH}	Clock Input High Voltage	V _{CC} +0.3 ^a	+0.8 ^b	V	Supply Voltage
V _{OL}	Output Low Voltage	+0.3 ^a	+0.8 ^b	V	Output Low Voltage
V _{OH}	Output High Voltage	+2.4 ^a	+0.4 ^b	V	Output High Voltage
I _L	Intralatch Current	±10 ^a	±10 ^b	mA	Intralatch Current
I _{OL}	Output Load Current	+10 ^a	+10 ^b	mA	Output Load Current
V _{OC}	Supply Output Current in Hold	+10 ^a	+10 ^b	mA	Supply Output Current in Hold
I _{CC}	Power Supply Current	+100 ^a	+100 ^b	mA	Power Supply Current

DC CHARACTERISTICS

