


AC CHARACTERISTICS TIMING (Continued)



AC CHARACTERISTICS (Continued)

| Number | Symbol | Parameter | Z80-4 510 | | Z80-6 510 | | Notes* |
|--------|--------------|---|-------------------|-------------------|------------------|------------------|--------|
| | | | Min | Max | Min | Max | |
| 1 | TwPh | Pulse Width (High) | 200 ^a | 200 ^a | | | 2 |
| 2 | TwPl | Pulse Width (Low) | 200 ^a | 200 ^a | | | 2 |
| 3 | TcTxC | TxC Cycle Time | 400 ^a | ^{bc} | 330 ^a | ^{bc} | 2 |
| 4 | TwTxCi | TxC Width (Low) | 180 ^a | ^{bc} | 100 ^a | ^{bc} | 2 |
| 5 | TwTxCCh | TxC Width (High) | 180 ^a | ^{bc} | 100 ^a | ^{bc} | 2 |
| 6 | TdTxC(TxD) | TxC to TxD Delay (x1 Mode) | | 300 ^a | | 220 ^a | 2 |
| 7 | TdTxC(WARDY) | TxC to WARDY Delay (Ready Mode) | 5 ^a | 5 ^a | 5 ^a | 5 ^a | 1 |
| 8 | TdTxC(INT) | TxC to INT Delay | 5 ^a | 5 ^a | 5 ^a | 5 ^a | 1 |
| 9 | TcRxC | RxC Cycle Time | 400 ^a | ^{bc} | 330 ^a | ^{bc} | 2 |
| 10 | TwRxCi | RxC Width (Low) | 180 ^a | ^{bc} | 100 ^a | ^{bc} | 2 |
| 11 | TwRxCCh | RxC Width (High) | 180 ^a | ^{bc} | 100 ^a | ^{bc} | 2 |
| 12 | TdRxD(RxC) | RxD to RxC Setup Time (x1 Mode) | 0 ^a | 0 ^a | | | 2 |
| 13 | ThRxD(RxC) | RxC to RxD Hold Time (x1 Mode) | 140 ^a | 100 ^a | | | 2 |
| 14 | TdRxC(WARDY) | RxC to WARDY Delay (Ready Mode) | 10 ^a | 13 ^a | 10 ^a | 13 ^a | 1 |
| 15 | TdRxC(INT) | RxC to INT Delay | 10 ^a | 13 ^a | 10 ^a | 13 ^a | 1 |
| 16 | TdRxC(SYNC) | RxC to SYNC Delay (Output Modes) | 4 ^a | 7 ^a | 4 ^a | 7 ^a | 1 |
| 17 | TaSYNC(RxC) | SYNC to RxC Setup (External Sync Modes) | -100 ^a | -100 ^a | | | 2 |

* In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.
 1. Units equal to System Clock Periods.
 2. Units in nanoseconds (ns)
 • Clock-cycle time-dependent characteristics. See Footnotes to AC Characteristics.
 • Timings are preliminary and subject to change. Units in nanoseconds.
 a Tested
 b Guaranteed by Design
 c Guaranteed by Characterization



Z08440/1/2/4 Customer Procurement Spec (CPS)

GENERAL DESCRIPTION

The Z80 SIO Serial Input/Output Controller is a dual-channel data communication interface with extraordinary versatility and capability. Its basic functions as a serial-to-parallel, parallel-to-serial converter/controller can be programmed by a CPU for a broad range of serial communication applications.

The device supports all common asynchronous and synchronous protocols, byte- or bit-oriented, and performs all of the functions traditionally done by UARTs, USARTs, and synchronous communication controllers combined, plus additional functions traditionally performed by the CPU. Moreover, it does this on two fully-independent channels, with an exceptionally sophisticated interrupt structure that allows very fast transfers.

Full interfacing is provided for CPU or DMA control in addition to data communication, the circuit can handle virtually all types of serial I/O with fast, or slow, peripheral devices. While designed primarily as a member of the Z80 family, its versatility makes it well suited to many other CPUs.

Z80 is a registered trademark of Zilog, Inc.

Copyright 1986 by Zilog, Inc.
 All rights reserved. Specifications (parameters) on products delivered in the future are subject to change without notice. All parameters are tested, except those which are characterized or guaranteed by design.

Zilog, Inc. 1315 Dell Ave., Campbell, California 95008
 Telephone (408)370-8000 TWX 910-338-7621


(MARCOM) DC2833 DOCUMENT CONTROL MASTER

DC CHARACTERISTICS


| Symbol | Parameter | Min | Max | Unit | Test Condition |
|--------------------|---|------------------------------------|------------------------------------|------|--|
| V _{IL} C | Clock Input Low Voltage | -0.3 ^a | +0.45 ^a | V | |
| V _{IH} C | Clock Input High Voltage | V _{CC} - 0.8 ^a | V _{CC} + 0.3 ^a | V | |
| V _{IL} | Input Low Voltage | -0.3 ^a | +0.8 ^a | V | |
| V _{IH} | Input High Voltage | +2.0 ^a | V _{CC} ^a | V | |
| V _{OL} | Output Low Voltage | +0.4 ^a | V | | I _{OL} = 2.0 mA |
| V _{OH} | Output High Voltage | +2.4 ^a | V | | I _{OH} = -250 μA |
| I _I | Input Leakage Current | ±10 ^a | ±10 ^a | μA | V _{IN} = 0 to V _{CC} V _{OUT} = 0.4V to V _{CC} |
| I _{OL} | 3-State Output Leakage Current in Float | ±10 ^a | ±10 ^a | μA | |
| I _{L(SN)} | SNV _{CC} Pin Leakage Current | +10 ^a - 40 ^a | 100 ^a | μA | 0 < V _{IN} < V _{CC} |
| I _{CC} | Power Supply Current | | | mA | |

^a Tested
^b Guaranteed by Design
^c Guaranteed by Characterization


40-pin Dual-In-Line Package (DIP),
Pin Assignments




40-pin Dual-In-Line Package (DIP),
Pin Assignments




44-pin Chip Carrier,
Pin Assignments



40-pin Dual-In-Line Package (DIP),
Pin Assignments



AC CHARACTERISTICS TIMING



AC CHARACTERISTICS

| Number | Symbol | Parameter | Min | Max | Unit |
|--------|------------------------|--|------------------|-------------------|------|
| 1 | T _{CC} | Clock Cycle Time | 250 ^a | 4000 ^c | ns |
| 2 | T _{1CH} | Clock Width (High) | 100 ^a | 2000 ^c | ns |
| 3 | T _{1C} | Clock Fall Time | 30 ^a | 30 ^a | ns |
| 4 | T _{1C} | Clock Rise Time | 30 ^a | 30 ^a | ns |
| 5 | T _{1CW} | Clock Width (Low) | 100 ^a | 2000 ^c | ns |
| 6 | T _{1AD(C)} | CE, C/D, B/A to Clock Setup Time | 145 ^a | 60 ^a | ns |
| 7 | T _{1ACS(C)} | RDQ, RD to Clock Setup Time | 115 ^a | 60 ^a | ns |
| 8 | T _{1AC(D)} | Clock to Data Out Delay | | 220 ^a | ns |
| 9 | T _{1AD(C)} | Data In to Clock Setup (Write or M1 Cycle) | 50 ^a | 30 ^a | ns |
| 10 | T _{1AD(DOZ)} | RD to Data Out Float Delay | 110 ^a | | ns |
| 11 | T _{1AD(OD)} | RDQ to Data Out Delay (NTRACK Cycle) | 160 ^a | 120 ^a | ns |
| 12 | T _{1AM(C)} | M1 to Clock Setup Time | 90 ^a | 75 ^a | ns |
| 13 | T _{1AM(O)} | IE1 to RDQ Setup Time (NTRACK Cycle) | 140 ^a | 120 ^a | ns |
| 14 | T _{1AM(IEO)} | M1 to IE0 Delay (interrupt before M1) | 190 ^a | | ns |
| 15 | T _{1AE(IEO)} | IE1 to IE0 Delay (after ED decode) | 100 ^a | 70 ^a | ns |
| 16 | T _{1AE(IEO)} | IE1 to IE0 Delay | 100 ^a | 70 ^a | ns |
| 17 | T _{1DC(NT)} | Clock to INT Delay | 200 ^a | 150 ^a | ns |
| 18 | T _{1DC(W/RW)} | RDQ to CE or OE to W/RD Delay (Wait Mode) | 210 ^a | 175 ^a | ns |
| 19 | T _{1DC(W/R)} | Clock to W/RDY Delay (Ready Mode) | 120 ^a | 100 ^a | ns |
| 20 | T _{1DC(W/RZ)} | Clock to W/RDY Float Delay (Wait Mode) | 130 ^a | 110 ^a | ns |
| 21 | T _{1H} | Any Unspecified Hold when Setup is Specified | 0 ^a | 0 ^a | ns |

^a Clock-cycle time-dependent characteristics. See footnotes

^b AC Characteristics
^c Timings are preliminary and subject to change. Units in nanoseconds.
^d Tested & Guaranteed by Design