


# Zilog

## Z08430 Customer Procurement Spec (CPS)




**GENERAL DESCRIPTION** The Z80 CTC four-channel counter/timer can be programmed by system software for a broad range of counting and timing applications. The four independently programmable channels of the Z80 CTC satisfy common microcomputer system requirements for event counting, interrupt and interval timing, and general clock rate generation.

System design is simplified because the CTC connects directly to both the Z80 CPU and the Z80 SIO with no additional logic. In larger systems, address decoders and buffers may be required.

Programming the CTC is straightforward: each channel is programmed with two bytes, a third is necessary when interrupts are enabled. Once started, the CTC counts down, automatically reloads its time constant, and resumes counting. Software timing loops are completely eliminated. Interrupt processing is simplified because only one vector need be specified; the CTC internally generates a unique vector for each channel.

The Z80 CTC requires a single +5V power supply and the standard Z80 single-phase system clock. It is fabricated with n-channel silicon-gate depletion-load technology, and packaged in a 28-pin and a 44-pin chip carrier DIP.



Functional Block Diagram

Z80 is a registered trademark of Zilog, Inc.

Copyright 1986 by Zilog, Inc.  
All rights reserved. Specifications (parameters) on products delivered in the future are subject to change without notice. All parameters are tested, except those which are characterized or guaranteed by design.

Zilog, Inc. 1315 Dell Ave., Campbell, California 95008  
Telephone (408)370-8000 TWX 910-338-7621

AC CHARACTERISTICS

Parameter	2900 CTC		290A CTC		290B CTC	
	Min	Max	Min	Max	Min	Max

1	TC	Clock Cycle Time	400	(1)	250	(1)
2	hCh	Clock Width (High)	170	2000	100	2000
3	hCl	Clock Width (Low)	170	2000	100	2000
4	TC	Clock Fall Time	20		30	
5	hC	Clock Rise Time	20		30	

6	TH	All Hold Times	0		0	
7	TDSC	C5 to Clock 1 Setup Time	250		150	100
8	TDCC	C6 to Clock 1 Setup Time	200		150	100
9	TDCC	C6 to Clock 1 Hold Time	250		115	70
10	TDCC	C5 to Clock 1 Setup Time	240		115	70

11	TDCC	Clock 1 to Data Out Delay	240		200	130
12	TDCC	Clock 1 to Data Out Float Delay	240		200	130
13	TDCC	Data In to Clock 1 Setup Time	80		50	40
14	TDCC	BT to Clock 1 Setup Time	210		80	70
15	TDCC	BT to HED 1 Delay (prepending M1)				

16	TDCC	BT to Data Out Delay	340		180	110
17	TDCC	BT to HED 1 Delay	180		130	100
18	TDCC	BT to HED 1 Delay (After ED Decoder)	220		180	110
19	TDCC	Clock to BT 1 Delay	(1) + 200		(1) + 140	(1) + 120
20	TDCC	BT to BT 1 Delay (BTNC) not satisfied	(19) + (26)		(19) + (26)	(19) + (26)

21	TCR	CLNTRNG Cycle Time	270C		270C	
22	TCR	CLNTRNG Rise Time	50		50	40
23	TCR	CLNTRNG Fall Time	50		50	40
24	TCR	CLNTRNG Width (Low)	200		200	120
25	TCR	CLNTRNG Width (High)	200		200	120

26	TCR	CLNTRNG 1 to Clock 1 Setup Time for immediate Count	300		210	
27	TCR	CLNTRNG 1 to Clock 1 Setup Time for ending of Preload on following clock 1	210		210	
28	TDCC	Clock 1 to ZC/TD 1 Delay	260		180	140
29	TDCC	Clock 1 to ZC/TD 1 Delay	180		180	140

30	TDCC	Clock 1 to ZC/TD 1 Delay	210		180	140
----	------	--------------------------	-----	--	-----	-----

31	TCR	CLNTRNG 1 to Clock 1 Setup Time for immediate Count	300		210	
----	-----	---	-----	--	-----	--

32	TCR	CLNTRNG 1 to Clock 1 Setup Time for ending of Preload on following clock 1	210		210	
----	-----	--	-----	--	-----	--

33	TDCC	Clock 1 to ZC/TD 1 Delay	260		180	140
34	TDCC	Clock 1 to ZC/TD 1 Delay	180		180	140

35	TDCC	Clock 1 to ZC/TD 1 Delay	210		180	140
----	------	--------------------------	-----	--	-----	-----

36	TDCC	Clock 1 to ZC/TD 1 Delay	210		180	140
----	------	--------------------------	-----	--	-----	-----


37	TDCC	Clock 1 to ZC/TD 1 Delay	210		180	140
----	------	--------------------------	-----	--	-----	-----

DC CHARACTERISTICS


Symbol	Parameter	Min	Max	Unit	Condition
V <sub>IC</sub>	Check Input Low Voltage	-0.3 <sup>a</sup>	+0.45 <sup>a</sup>	V	
V <sub>IC</sub>	Check Input High Voltage	V <sub>CC</sub> - 0.3 <sup>a</sup>	V <sub>CC</sub> + 0.3 <sup>a</sup>	V	
V <sub>IN</sub>	Input High Voltage	-0.3 <sup>a</sup>	V <sub>CC</sub> + 0.3 <sup>a</sup>	V	
V <sub>IN</sub>	Input Low Voltage	-0.3 <sup>a</sup>	V <sub>CC</sub> - 0.3 <sup>a</sup>	V	
V <sub>OL</sub>	Output High Voltage	+0.45 <sup>a</sup>	V <sub>CC</sub>	V	
V <sub>OL</sub>	Output Low Voltage	-0.3 <sup>a</sup>	+0.45 <sup>a</sup>	V	
V <sub>OH</sub>	Power Supply Current	+120 <sup>a</sup>		mA	
I <sub>CC</sub>	Input Leakage Current	±10 <sup>a</sup>		μA	V <sub>IN</sub> = 0.4 to V <sub>CC</sub>
I <sub>I</sub>	3-Sigma Output Leakage Current in Post	±10 <sup>a</sup>		μA	V <sub>OH</sub> = 1.5V
I <sub>OH</sub>	Dynamic Drive Current	-1.5 <sup>a</sup>		mA	R <sub>EXT</sub> = 300Ω

a Tested  
b Guaranteed by Design

44-pin Quad-Line Package (DIP)



40-pin Dual-In-Line Package (DIP)



NOTES:  
 (1) TC = hCh + hCl + TC  
 (2) Increase delay by 10 ns for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines  
 (3) Increase delay by 2 ns for each 10 pF increase in loading, 100 pF maximum  
 (4) True mode  
 (5) Counter mode  
 (6) Clock-cycle time-dependent characteristics. See features.  
 (7) AC Characteristics.  
 (8) Timing are preliminary and subject to change. Write in memorandum.  
 (9) Tested  
 (a) Guaranteed by Design

Parameter numbers reference the same number of a parameter  
 a (1) refers to TC  
 (2) Increase delay by 10 ns for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines  
 (3) Increase delay by 2 ns for each 10 pF increase in loading, 100 pF maximum  
 (4) True mode  
 (5) Counter mode  
 (6) Clock-cycle time-dependent characteristics. See features.  
 (7) AC Characteristics.  
 (8) Timing are preliminary and subject to change. Write in memorandum.  
 (9) Tested  
 (a) Guaranteed by Design  
 (b) Guaranteed by Design  
 (c) Guaranteed by Characterization