December 2000



ADC1175-50 8-Bit, 50 MSPS, 125 mW A/D Converter Industry standard pinout **General Description**

The ADC1175-50 is a low power, 50 MSPS analog-to-digital converter that digitizes signals to 8 bits while consuming just 125 mW (typ). The ADC1175-50 uses a unique architecture that achieves 6.8 Effective Bits at 25 MHz input and 50 MHz clock frequency. Output formatting is straight binary coding. The excellent DC and AC characteristics of this device, together with its low power consumption and +5V single supply operation, make it ideally suited for many video and imaging applications, including use in portable equipment. Furthermore, the ADC1175-50 is resistant to latch-up and the outputs are short-circuit proof. The top and bottom of the ADC1175-50's reference ladder is available for connections, enabling a wide range of input possibilities. The low input capacitance (7 pF, typical) makes this device easier to drive than conventional flash converters and the power down mode reduces power consumption to less than 5 mW.

The ADC1175-50 is offered in SOIC (EIAJ). TSSOP and LLP (a molded lead frame-based chip-scale package.) It is designed to operate over the commercial temperature range of -20°C to +75°C.

Features

- Internal Track-and-Hold function
- Single +5V operation
- Internal reference bias resistors

Power-down mode (<5 mW)</p>


Key Specifications


- Resolution 8 Bits Maximum Sampling Frequency 50 MSPS (min) THD 54 dB (typ) DNL 0.7 LSB (typ) 6.8 Bits (typ)
- ENOB @ f_{IN} = 25 MHz
- Guaranteed No Missing Codes
- **Differential Phase**
- 0.5° (typ) **Differential Gain** 1.0% (typ)
- Power Consumption 125 mW (typ), 190 mW (max) (Excluding Reference Current)

Applications

- Digital Still Cameras
- CCD Imaging
- Electro-Optics
- Medical Imaging
- Communications
- Video Digitization
- **Digital Television**
- Multimedia

Connection Diagram






ADC1175-50 8-Bit, 50 MSPS, 125 mW A/D Converter

Ordering Information

ADC1175-50CIJM	SOIC (EIAJ)
ADC1175-50CIJMX	SOIC (EIAJ) (tape and reel)
ADC1175-50CIMT	TSSOP
ADC1175-50CIMTX	TSSOP (tape and reel)
ADC1175-50CILQ	LLP (tape and reel - 1, 000 units)
ADC1175-50CILQX	LLP (tape and reel - 4, 500 units)

Block Diagram



Pin Descriptions and Equivalent Circuits (LLP pins in parentheses)

Pin No.	Symbol	Equivalent Circuit	Description	
19 (17)	V _{IN}	AV _{DD} (19) (19) (19) (19) (19) (19) (19) (19)	Analog signal input. Conversion range is $V_{\rm RT}$ to $V_{\rm RB}.$	
16 (14)	V _{RTS}	16 DV _{SS}	Reference Top Bias with internal pull up resistor. Short this pin to V_{RT} to self-bias the reference ladder.	

Pin No.	Symbol	Equivalent Circuit	Description
17 (15)	V _{RT}	AV _{DD} 17	Analog input that is the high (top) side of the reference ladder of the ADC. Nominal range is 1.0V to AV_{DD} , optimized value of 2.6V. Voltages on V_{RT} and V_{RB} inputs define the V_{IN} conversion range. Bypass well. See Section 2.0 for more information.
23 (21)	V _{RB}		Analog input that is the low (bottom) side of the reference ladder of the ADC. Nominal range is 0.0V to 4.0V, with optimized value of 0.6V. Voltage on V_{RT} and V_{RB} inputs define the V_{IN} conversion range. Bypass well. See Section 2.0 for more information.
22 (20)	V _{RBS}	22 AV _{DD} AV _{SS}	Reference Bottom Bias with internal pull down resistor. Short to V_{RB} to self-bias the reference ladder. Bypass well if not grounded. See Section 2.0 for more information.
1 (23)	PD	DV _{DD}	CMOS/TTL compatible Digital input that, when high puts the ADC1175-50 into a power-down mode where total power consumption is typically less than 5 mW. With this pin low, the device is in the norma operating mode.
12 (10)	CLK	12 DV _{DD} DV _{SS}	CMOS/TTL compatible digital clock input. V _{IN} is sampled on the falling edge of CLK input.
3 thru 10 1 thru 8)	D0-D7		Conversion data digital Output pins. D0 is the LSB, D7 is the MSB. Valid data is output just after the rising edge of the CLK input. These pins are in a high impedance mode when the PD pin is low.

Pin No.	Symbol	Equivalent Circuit	Description
11, 13, 14 (9, 11, 12)	DV _{DD}		Positive digital supply pin. Connect to a clean, quie voltage source of +5V. AV _{DD} and DV _{DD} should hav a common source and be separately bypassed with a 10 μF capacitor and a 0.1 μF ceramic chip capacitor. See Section 4.0 for more information.
2, 24 (22, 24)	DV _{SS}		The ground return for the digital supply. AV_{SS} and DV_{SS} should be connected together close to the ADC1175-50.
15, 18 (13, 16)	AV _{dd}		Positive analog supply pin. Connect to a clean, quiet voltage source of +5V. AV_{DD} and DV_{DD} shoul have a common source and be separately bypasse with a 10 μ F capacitor and a 0.1 μ F ceramic chip capacitor. See Section 4.0 for more information.
20, 21 (18, 19)	AV _{SS}		The ground return for the analog supply. AV _{SS} and DV _{SS} should be connected together close to the ADC1175-50 package.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (AV _{DD} , DV_{DD})	6.5V
Voltage on Any Input or Output Pin	-0.3V to +6.5V
Reference Voltage (V _{RT} , V _{RB})	$\mathrm{AV}_{\mathrm{DD}}$ to V_{SS}
CLK, PD Voltage Range	–0.5 to (AV _{DD} +0.5V)
Digital Output Voltage (V_{OH} , V_{OL})	V_{DD} to V_{SS}
Input Current at Any Pin (Note 3)	±25 mA
Package Input Current (Note 3)	±50 mA
Power Dissipation at $T_A = 25^{\circ}C$	See (Note 4)

ESD Susceptibility (Note 5)	
Human Body Model	2000V
Machine Model	250V
Soldering Temperature, Infrared, (10 sec.) (Note 6)	235°C
Storage Temperature	–65°C to +150°C
Short Circuit Duration	
(Single High Output to Ground)	1 Second

Operating Ratings (Notes 1, 2)

Operating Temperature Range	$-20^{\circ}C \le T_A \le +75^{\circ}C$
Supply Voltage (AV _{DD} , DV _{DD})	+4.75V to +5.25V
$AV_{DD} - DV_{DD}$	<0.5V
Ground Difference DV _{SS} -AV _{SS}	0V to 100 mV
Upper Reference Voltage (V _{RT})	1.0V to V_{DD}
Lower Reference Voltage (V _{RB})	0V to 4.0V
V _{IN} Voltage Range	V_{RB} to V_{RT}

Converter Electrical Characteristics

The following specifications apply for $AV_{DD} = DV_{DD} = +5.0 V_{DC}$, PD = 0V, $V_{RT} = +2.6V$, $V_{RB} = 0.6V$, $C_L = 20 \text{ pF}$, $f_{CLK} = 50 \text{ MHz}$ at 50% duty cycle. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**; all other limits T_A = 25°C (Notes 7, 8).

Symbol	Parameter	Conditions		Typical (Note 9)	Limits (Note 9)	Units (Limits)
DC ACCU	RACY			1		
INL	Integral Non Linearity Error	$V_{IN} = 0.6V$ to 2.6V		±0.8	±1.95	LSB (max)
		$V_{IN} = 0.6V$ to 2.6V		+0.7	+1.75	LSB (max)
DNL	Differential Non-Linearity			-0.7	-1.0	LSB (min)
	Resolution for No Missing					
	Codes					
ОТ	Top Offset Voltage			-12		mV
Е _{ОВ}	Bottom Offset Voltage			+10		mV
VIDEO AC	CURACY			•		
DP	Differential Phase Error	f _{IN} = 4.43 MHz Modul	ated Ramp	0.5		deg
DG	Differential Gain Error	f _{IN} = 4.43 MHz Modulated Ramp		1.0		%
ANALOG	INPUT AND REFERENCE CHAR	ACTERISTICS				
. ,					V _{RB}	V (min)
V _{IN}	Input Range			2.0	V _{RT}	V (max)
0		V _{IN} = 1.5V	(CLK LOW)	4		pF
C _{IN}	V _{IN} Input Capacitance	+0.7 Vrms	(CLK HIGH)	7		pF
R _{IN}	R _{IN} Input Resistance			>1		MΩ
BW	Full Power Bandwidth			120		MHz
R _{RT}	Top Reference Resistor			320		Ω
	Deference Ledder Desistence			270	200	Ω (min)
R _{REF}	Reference Ladder Resistance	V _{RT} to V _{RB}			350	Ω (max)
R _{RB}	Bottom Reference Resistor			80		Ω
			7	5.4	mA (min)	
		$V_{RT} = V_{RTS}, V_{RB} = V_{RBS}$		/	10.8	mA (max)
REF	Reference Ladder Current	$V_{RT} = V_{RTS}, V_{RB} = AV_{SS}$		8	6.1	mA (min)
					12.3	mA (max)
	Reference Top Self Bias	V _{RT} Connected to V _R -	_{ts} , V _{rb}	0.0		V (min)
V _{RT}	Voltage	Connected to V _{RBS}		2.6		V (max)
 V	Reference Bottom Self Bias		V _{RT} Connected to V _{RTS} , V _{RB}		0.55	V (min)
V _{RB}	Voltage	Connected to V _{RBS}		0.6	0.70	V (max)

Converter Electrical Characteristics (Continued)

The following specifications apply for $AV_{DD} = DV_{DD} = +5.0 V_{DC}$, PD = 0V, $V_{RT} = +2.6V$, $V_{RB} = 0.6V$, $C_L = 20 \text{ pF}$, $f_{CLK} = 50 \text{ MHz}$ at 50% duty cycle. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**; all other limits T_A = 25°C (Notes 7, 8).

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 9)	Units (Limits)
ANALOG I	NPUT AND REFERENCE CHAR	ACTERISTICS		I	
		V_{RT} Connected to V_{RTS} , V_{RB}	2	1.89	(V (min)
Vara-Vara	Self Bias Voltage Delta	Connected to V _{RBS}	2	2.20	V (max)
YRIS YRBS	Con Dido Vonago Dona	V_{RT} Connected to V_{RTS} , V_{RB} Connected to AV_{SS}	2.3		V
V _{rt} –V _{rb}	Reference Voltage Differential		2	1.0 2.8	V (min) V (max)
CONVERTE	ER DYNAMIC CHARACTERISTIC				. ,
		f _{IN} = 4.4 MHz, f _{CLK} = 40 MHz	7.2	6.7	Bits (min)
		$f_{IN} = 19.9 \text{ MHz}, f_{CLK} = 40 \text{ MHz}$	7.0	6.4	Bits (min)
ENOB	Effective Number of Bits	$f_{IN} = 1.3 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	7.3		Bits
		$f_{IN} = 4.4 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	7.2		Bits
		$f_{IN} = 24.9 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	6.8	6.1	Bits (min)
		$f_{IN} = 4.4 \text{ MHz}, f_{CLK} = 40 \text{ MHz}$	45	42	dB (min)
		$f_{IN} = 19.9 \text{ MHz}, f_{CLK} = 40 \text{ MHz}$	44	40	dB (min)
SINAD	Signal-to-Noise & Distortion	$f_{IN} = 1.3 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	46		dB
	g	$f_{IN} = 4.4 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	45		dB
		$f_{IN} = 24.9 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	43	38.4	dB (min)
		$f_{IN} = 4.4 \text{ MHz}, f_{CLK} = 40 \text{ MHz}$	46	42.5	dB (min)
		$f_{IN} = 19.9 \text{ MHz}, f_{CLK} = 40 \text{ MHz}$	44	41	dB (min)
SNR	Signal-to-Noise Ratio	$f_{IN} = 1.3 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	48		dB (IIIII)
	Signal-to-Noise Ratio	$f_{IN} = 4.4 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	45		dB
		$f_{IN} = 24.9 \text{ MHz}, f_{CLK} = 50 \text{ MHz}$	44	40	dB (min)
		$f_{IN} = 1.3 \text{ MHz}$	57	40	dB (mm)
SFDR	Spurious Free Dynamic Range	$f_{IN} = 4.4 \text{ MHz}$	56		dB
	Spurious Free Dynamic Range	$f_{IN} = 24.9 \text{ MHz}$	50		dB
		$f_{IN} = 1.3 \text{ MHz}$	-55		dB
THD	Total Harmonic Distortion	$f_{\rm IN} = 4.4 \text{ MHz}$	-54		dB
	Total Harmonic Distortion	$f_{IN} = 24.9 \text{ MHz}$	-51		dB
	JPPLY CHARACTERISTICS	$ 1 _{N} = 24.3 1 12$	-51		ub
	Analog Supply Current	$DV_{DD} = AV_{DD} = 5.25V$	13		mA
	Digital Supply Current	55 55	11		
ID _{DD}		$DV_{DD} = AV_{DD} = 5.25V$			mA
IA _{DD} +	Total Operating Current	$DV_{DD} = AV_{DD} = 5.25V,$ $f_{CLK} = 50 \text{ MHz}$	25	36	mA (max)
ID _{DD}		$DV_{DD} = AV_{DD} = 5.25V,$ CLK Inactive (low)	14		mA
	Power Consumption	PD pin low	125	190	mW (max)
	Power Consumption	PD pin high	<5 mW		mW
-	IGITAL INPUT CHARACTERISTI	cs			
V _{IH}	Logical High Input Voltage			2.0	V (min)
V _{IL}	Logical Low Input Voltage			0.8	V (max)
ін	Logical High Input Current	$V_{\rm IH} = DV_{\rm DD} = AV_{\rm DD} = +5.25V$		±5	µA (max)
I _{IL}	Logical Low Input Current	$V_{IL} = 0V, DV_{DD} = AV_{DD} = +5.25V$		±5	μA (max)
C _{IN}	Digital Input Capacitance		4		pF
DIGITAL O	UTPUT CHARACTERISTICS				
он	Output Current, Logic HIGH	$DV_{DD} = 4.75V, V_{OH} = 4.0V$		-1.1	mA (min)
I _{OL}	Output Current, Logic LOW	$DV_{DD} = 4.75V, V_{OL} = 0.4V$		1.8	mA (min)

Converter Electrical Characteristics (Continued)

The following specifications apply for $AV_{DD} = DV_{DD} = +5.0 V_{DC}$, PD = 0V, $V_{RT} = +2.6V$, $V_{RB} = 0.6V$, $C_L = 20 \text{ pF}$, $f_{CLK} = 50 \text{ MHz}$ at 50% duty cycle. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**; all other limits T_A = 25°C (Notes 7, 8).

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 9)	Units (Limits)	
DIGITAL O	DIGITAL OUTPUT CHARACTERISTICS					
I _{OZH} , I _{OZL}	TRI-STATE [®] Output Current	$ \begin{array}{l} DV_{DD} = 5.25V, \ PD = DV_{DD}, \\ V_{OL} = DV_{DD}, \ or \ V_{OL} = 0V \end{array} $	±20		μΑ	
AC ELECT	RICAL CHARACTERISTICS					
f _{C1}	Maximum Conversion Rate		55	50	MHz (min)	
f _{C2}	Minimum Conversion Rate		1		MHz	
+	Output Delev		14	5	ns (min)	
t _{OD}	Output Delay	CLK high to data valid	14	20	ns (max)	
	Pipeline Delay (Latency)		2.5		Clock Cycles	
t _{DS}	Sampline (Aperture) Delay	CLK low to acquisition of data	3		ns	
t _{AJ}	Aperture Jitter		10		ps rms	
t _{OH}	Output Hold Time	CLK high to data invalid	10		ns	
t _{EN}	PD Low to Data Valid	Loaded as in <i>Figure 2</i>	140		ns	

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AV_{SS} = DV_{SS} = 0V, unless otherwise specified.


Note 3: When the input voltage at any pin exceeds the power supplies (that is, less than AV_{SS} or DV_{SS}, or greater than AV_{DD} or DV_{DD}), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The absolute maximum junction temperature (T_J max) for this device is 150°C. The maximum allowable power dissipation is dictated by T_J max, the junction-to-ambient thermal resistance (θ_{JA}) and the ambient temperature (T_A), and can be calculated using the formula P_D max = (T_J max- T_A)/ θ_{JA} . In the 24-pin TSSOP, θ_{JA} is 92°C/W, so P_D max = 1,358 mW at 25°C and 815 mW at the maximum operating ambient temperature of 75°C. (Typical thermal resistance, θ_{JA} , of this part is 98°C/W for the EIAJ SOIC.) Note that the power dissipation of this device under normal operation will typically be about 258 mW (210 mW quiescent power +38 mW reference ladder power +10 mW due to 1 TTL load on each digital output. The values for maximum power dissipation listed above will be reached only when the ADC1175-50 is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω.


Note 6: See AN-450, "Surface Mounting Methods and Their Effect on Product Reliability", or the section entitled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: The analog inputs are protected as shown below. Input voltage magnitudes up to 6.5V or 500 mV below GND will not damage this device. However, errors in the A/D conversion can occur if the input goes above V_{DD} or below GND by more than 50 mV. As an example, if AV_{DD} is 4.75 V_{DC} , the full-scale input voltage must be \leq 4.80 V_{DC} to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that AV_{DD} and DV_{DD} be well bypassed. Each V_{DD} pin must be decoupled with separate bypass capacitors. **Note 9:** Typical figures are at $T_J = 25^{\circ}C$, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).





Specification Definitions

ANALOG INPUT BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input. The test is performed with $f_{\rm IN}$ equal to 100 kHz plus integer multiples of $f_{\rm CLK}$. The input frequency at which the output is -3 dB relative to the low frequency input signal is the full power bandwidth.

APERTURE JITTER is the time uncertainty of the sampling point (t_{DS}) , or the range of variation in the sampling delay.

BOTTOM OFFSET is the difference between the input voltage that just causes the output code to transition to the first code and the negative reference voltage. Bottom Offset is defined as $E_{OB} = V_{ZT} - V_{RB}$, where V_{ZT} is the first code transition input voltage. Note that this is different from the normal Zero Scale Error.

DIFFERENTIAL GAIN ERROR is the percentage difference between the output amplitudes of a high frequency reconstructed sine wave at two different dc levels.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB. DNL is measured at the rated clock frequency with a ramp input.

DIFFERENTIAL PHASE ERROR is the difference in the output phase of a reconstructed small signal sine wave at two different dc levels.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD – 1.76)/6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual codes from a line drawn from zero scale (1/2 LSB below the first code transition) through positive full scale (1/2 LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value. The end point test method is used. INL is measured at rated clock frequency with a ramp input.

OUTPUT DELAY is the time delay after the rising edge of the input clock before the data update is present at the output pins.

OUTPUT HOLD TIME is the length of time that the output data is valid after the rise of the input clock.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data is presented to the output stage. Data for any given sample is available the Pipeline Delay plus the Output Delay after that sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

SAMPLING (APERTURE) DELAY, or t_{DS} , is the time required after the falling edge of the clock for the sampling switch to open (in other words, for the Sample/Hold circuit to go from the "sample" mode into the "hold" mode). The Sample/Hold circuit effectively stops capturing the input signal and goes into the "hold" mode t_{DS} after the clock goes low.

SIGNAL TO NOISE RATIO (SNR) is the ratio of the rms value of the input signal to the rms value of the other spectral components below one-half the sampling frequency, not including harmonics or dc.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOP OFFSET is the difference between the positive reference voltage and the input voltage that just causes the output code to transition to full scale and is defined as $E_{OT} = V_{FT} - V_{RT}$. Where V_{FT} is the full scale transition input voltage. Note that this is different from the normal Full Scale Error.

TOTAL HARMONIC DISTORTION (THD) is the ratio of the rms total of the first six harmonic components to the rms value of the input signal.





FIGURE 1. ADC1175-50 Timing Diagram



distributed capacitance DS100896-24

FIGURE 2. t_{EN}, t_{DIS} Test Circuit

Functional Description

The ADC1175-50 maintains superior dynamic performance with input frequencies up to 1/2 the clock frequency, achieving 6.8 effective bits with a 50 MHz sampling rate and 25 MHz input frequency.

The analog signal at V_{IN} that is within the voltage range set by V_{RT} and V_{RB} are digitized to eight bits at up to 55 MSPS. Input voltages below V_{RB} will cause the output word to consist of all zeroes. Input voltages above V_{RT} will cause the output word to consist of all ones. While the ADC1175-50 is optimized for top and bottom reference voltages (V_{RT} and V_{RB}) or 2.6V and 0.6V, respectively, and will give best performance at these values, V_{RT} has a range of 1.0V to the analog supply voltage, AV_{DD}, while V_{RB} has a range of 0V to 4.0V. V_{RT} should always be at least 1.0V more positive than V_{RB}. With V_{RT} voltages above 2.8V, it is necessary to reduce the clock frequency to maintain SINAD performance.

If V_{RT} and V_{RTS} are connected together and V_{RB} and V_{RBS} are connected together, the nominal values of V_{RT} and V_{RB}

are 2.6V and 0.6V, respectively. If V_{RT} and V_{RTS} are connected together and V_{RB} is grounded, the nominal value of V_{RT} is 2.3V.

Data is acquired at the falling edge of the clock and the digital equivalent of that data is available at the digital outputs 2.5 clock cycles plus t_{OD} later. The ADC1175-50 will convert as long as the clock signal is present at the CLK pin. The Power Down pin (PD), when high, puts the ADC1175-50 into a power down mode where power consumption is typically less than 5 mW. When the part is powered down, the digital output pins are in a high impedance TRI-STATE. It takes about 140 ns for the part to become active upon coming out of the power down mode.

Applications Information (All Schematic

pin numbers refer to the TSSOP.)

1.0 THE ANALOG INPUT

The analog input of the ADC1175-50 is a switch followed by an integrator. The capacitance seen at the input changes with the clock level, appearing as 4 pF when the clock is low, and 7 pF when the clock is high. Since a dynamic capacitance is more difficult to drive than is a fixed capacitance, choose an amplifier that can drive this type of load. The CLC409 has been found to be an excellent device for driving the ADC1175-50. Do not drive the input beyond the supply rails. *Figure 3* gives an example of driving circuitry.




FIGURE 3. Driving the ADC1175-50. Choose an op-amp that can drive a dynamic capacitance.

2.0 REFERENCE INPUTS

The reference inputs $V_{\rm RT}$ (Reference Top) and $V_{\rm RB}$ (Reference Bottom) are the top and bottom of the reference ladder. Input signals between these two voltages will be digitized to 8 bits. External voltages applied to the reference input pins should be within the range specified in the Electrical Characteristics table (1.0V to $AV_{\rm DD}$ for $V_{\rm RT}$ and 0V to $(AV_{\rm DD}-1.0V)$ for $V_{\rm RB}$). Any device used to drive the reference pins should be able to source sufficient current into the $V_{\rm RT}$ pin and sink sufficient current from the $V_{\rm RB}$ pin.

The reference ladder can be self-biased by connecting V_{RTS} to V_{RTS} and connecting the V_{RB} to V_{RBS} to provide top and bottom reference voltages of approximately 2.6V and 0.6V, respectively, with V_{CC} = 5.0V. This connection is shown in *Figure 3.* If V_{RT} and V_{RTS} are tied together, but V_{RB} is tied to analog ground, a top reference voltage of approximately 2.3V is generated. The top and bottom of the ladder should be bypassed with 10 μ F tantalum capacitors located close to the reference pins.

The reference self-bias circuit of *Figure 3* is very simple and the performance is adequate for many applications. Better linearity performance can generally be achieved by driving the reference pins with a low impedance source.


By forcing a little current into or out of the top and bottom of the ladder, as shown in *Figure 4*, the top and bottom reference voltages can be trimmed and performance improved over the self-bias method of *Figure 3*. The resistive divider at the amplifier inputs can be replaced with potentiometers, if desired. The LMC662 amplifier shown was chosen for its low offset voltage and low cost. Note that a negative power supply is needed for these amplifiers as the lower one may be required to go slightly negative to force the required reference voltage.


If reference voltages are desired that are more than a few tens of millivolts from the self-bias values, the circuit of *Figure 5* will allow forcing the reference voltages to whatever levels are desired. This circuit provides the best performance because of the low source impedance of the transistors. Note that the V_{RTS} and V_{RBS} pins are left floating.

To minimize noise effects and ensure accurate conversions, the total reference voltage range ($V_{\rm RT} - V_{\rm RB}$) should be a minimum of 1.0V and a maximum of about 2.8V.

The ADC1175-50 is designed to operate with top and bottom references of 2.6V and 0.6V, respectively. However, it will function with reduced performance with a top reference voltage as high as AV_{DD} .

Applications Information (All Schematic pin numbers refer to the TSSOP.) (Continued)





Applications Information (All Schematic pin numbers refer to the TSSOP.) (Continued)




FIGURE 5. Driving the Reference to Force Desired Values requires driving with a low impedance source, provided by the transistors. Note that pins 16 and 22 are not connected.

3.0 OUTPUT DATA TIMING

The Output Delay (t_{OD}) of the ADC1175-50 can be very close to one half clock cycle. Because of this, the output data transition occurs very near the falling edge of the ADC clock. To avoid clocking errors, you should use the *rising* edge of the ADC clock to latch the output data of the ADC1175-50 and *not* use the falling edge.

4.0 POWER SUPPLY CONSIDERATIONS

Many A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 10 μ F tantalum or aluminum electrolytic capacitor should be placed within an inch (2.5 centimeters) of the A/D power pins, with a 0.1 μ F ceramic chip capacitor placed as close as possible to the converter's power supply pins. Leadless chip capacitors are preferred because they have low lead inductance.

While a single voltage source should be used for the analog and digital supplies of the ADC1175-50, these supply pins should be isolated from each other to prevent any digital noise from being coupled to the analog power pins. We recommended a choke be used between the analog and digital supply lines, with a ceramic capacitor close to the analog supply pin. If a resistor is used in place of the choke, a maximum of 10Ω should be used.

The converter digital supply should *not* be the supply that is used for other digital circuitry on the board. It should be the same supply used for the A/D analog supply. As with all high speed converters, the ADC1175-50 should be assumed to have little a.c. power supply rejection, especially when self biasing is used by connecting $\rm V_{RT}$ and $\rm V_{RTS}$ together.

No pin should ever have a voltage on it that is in excess of the supply voltage or below ground, not even on a transient basis. This can be a problem upon application of power to a circuit. Be sure that the supplies to circuits driving the CLK, PD, analog input and reference pins do not come up any faster than does the voltage at the ADC1175-50 power pins.

5.0 THE ADC1175-50 CLOCK

Although the ADC1175-50 is tested and its performance is guaranteed with a 50 MHz clock, it typically will function with clock frequencies from 1 MHz to 55 MHz.

The clock should be one of low jitter and close to 50% duty cycle.

6.0 LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals is essential to ensure accurate conversion. Separate analog and digital ground planes that are connected beneath the ADC1175-50 are required to meet data sheet limits. The analog and digital grounds may be in the same layer, but should be separated from each other and should *never* overlap each other.

Capacitive coupling between the typically noisy digital ground plane and the sensitive analog circuitry can lead to poor performance that may seem impossible to isolate and

Applications Information (All Schematic

pin numbers refer to the TSSOP.) (Continued)

remedy. The solution is to keep the analog circuitry well separated from the digital circuitry and from the digital ground plane.

Digital circuits create substantial supply and ground current transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74HC(T) and 74AC(T)Q families. The worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families. In general, slower logic families, such as 74LS and 74HC(T) will produce less high frequency noise than do high speed logic families, such as the 74F and 74AC(T) families.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

An effective way to control ground noise is by connecting the analog and digital ground planes together beneath the ADC with a copper trace that is very narrow (about 1/16 inch) compared with the rest of the ground plane. This narrowing beneath the converter provides a fairly high impedance to the high frequency components of the digital switching currents, directing them away from the analog pins. The relatively lower frequency analog ground currents do not see a significant impedance across this narrow ground connection.

The back of the LLP package has a large metal area inside the area bounded by the pins. This metal area is connected to the die substrate (ground). This pad may be left floating if desired. If it is connected to anything, it should be to ground near the connection between analog and digital ground planes. Soldering this metal pad to ground will help keep the die cooler and could yield improved performance because of the lower impedance between die and board grounds. However, a poor layout could compromise performance.

Generally, analog and digital lines should cross each other at 90° to avoid getting digital noise into the analog path. In high frequency systems, however, avoid crossing analog and digital lines altogether. Clock lines should be isolated from ALL other lines, analog AND digital. Even the generally accepted 90° crossing should be avoided as even a little coupling can cause problems at high frequencies. Best performance at high frequencies and at high resolution is obtained with a straight signal path.

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should not be placed side by side with each other, not even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground plane.




FIGURE 6. Layout Examples Showing Separate Analog and Digital Ground Planes Connected below the ADC1175-50

Figure 6 gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed on or over the analog ground plane. All digital circuitry and I/O lines should be placed over the digital ground plane.

7.0 DYNAMIC PERFORMANCE

The ADC1175-50 is ac tested and its dynamic performance is guaranteed. To meet the published specifications, the clock source driving the CLK input must be free of jitter. For best ac performance, isolating the ADC clock from any digital circuitry should be done with adequate buffers, as with a clock tree. See *Figure 7*.

Applications Information (All Schematic

pin numbers refer to the TSSOP.) (Continued)




FIGURE 7. Isolating the ADC Clock from Digital Circuitry

It is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal.

8.0 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 50 mV below the ground pins or 50 mV above the supply pins. Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital circuits (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A resistor of about 50Ω to 100Ω in series with the offending digital input will usually eliminate the problem.

Care should be taken not to overdrive the inputs of the ADC1175-50. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers have to charge for each conversion, the more instantaneous digital current is required from DV_{DD} and DGND. These large charging current spikes can couple into the analog section, degrading dynamic performance. Buffering the digital data outputs (with a 74ACQ541, for example) may be necessary if the data bus to be driven is heavily loaded. Dynamic performance can

also be improved by adding 47Ω series resistors at each digital output, reducing the energy coupled back into the converter output pins.


Using an inadequate amplifier to drive the analog input. As explained in Section 1.0, the capacitance seen at the input alternates between 4 pF and 7 pF with the clock. This dynamic capacitance is more difficult to drive than is a fixed capacitance, and should be considered when choosing a driving device. The CLC409 has been found to be an excellent device for driving the ADC1175-50.


Driving the V_{RT} pin or the V_{RB} pin with devices that can not source or sink the current required by the ladder. As mentioned in Section 2.0, care should be taken to see that any driving devices can source sufficient current into the V_{RT} pin and sink sufficient current from the V_{RB} pin. If these pins are not driven with devices than can handle the required current, these reference pins will not be stable, resulting in a reduction of dynamic performance.

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance. Simple gates with RC timing is generally inadequate as a clock source.


Input test signal contains harmonic distortion that interferes with the measurement of dynamic signal to noise ratio. Harmonic and other interfering signals can be removed by inserting a filter at the signal input. Suitable filters are shown in *Figure 8* and *Figure 9*. The circuit of *Figure 8* has a cutoff of about 5.5 MHz and is suitable for input frequencies of 1 MHz to 5 MHz. The circuit of *Figure 9* has a cutoff of about 11 MHz and is suitable for input frequencies of 5 MHz to 10 MHz. These filters should be driven by a generator of 75 Ω source impedance and terminated with a 75 Ω resistor.


Not considering the effect on a driven CMOS digital circuit(s) when the ADC1175-50 is in the power down mode. Because the ADC1175 output goes into a high impedance state when in the power down mode, any CMOS device connected to these outputs will have their inputs floating. Should the inputs float to a level near 2.5V, the CMOS device could exhibit relative large currents through its input stage. The solution is to use pull-down resistors. The value of these resistors is not critical, as long as they do not cause excessive currents in the outputs of the ADC1175-50. These currents could result in degraded SNR and SINAD performance of the ADC1175-50. Values between 5 k Ω and 100 k Ω should work well.







Applications Information (All Schematic pin numbers refer to the TSSOP.) (Continued)














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.