

ADC10221

10-Bit, 15 MSPS, 98 mW A/D Converter with Internal Sample and Hold

General Description

The ADC10221 is the first in a family of low power, high performance CMOS analog-to-digital converters. It can digitize signals to 10 bits resolution at sampling rates up to 20 MSPS (15 MSPS guaranteed) while consuming a typical 98 mW from a single 5V supply. Reference force and sense pins allow the user to connect an external reference buffer amplifier to ensure optimal accuracy. The ADC10221 is guaranteed to have no missing codes over the full operating temperature range. The unique two stage architecture achieves 9.2 Effective Bits with a 10MHz input signal and a 20MHz clock frequency. Output formatting is straight binary coding.

To ease interfacing to 3V systems, the digital I/O power pins of the ADC10221 can be tied to a 3V power source, making the outputs 3V compatible. When not converting, power consumption can be reduced by pulling the PD (Power Down) pin high, placing the converter into a low power standby state, where it typically consumes less than 4 mW. The ADC10221's speed, resolution and single supply operation make it well suited for a variety of applications in video, imaging, communications, multimedia and high speed data acquisition. Low power, single supply operation ideally suit the ADC10221 for high speed portable applications, and its speed and resolution are ideal for charge coupled device (CCD) input systems.

The ADC10221 comes in a space saving 32-pin TQFP and operates over the industrial (–40°C \leq T_A \leq +85°C) temperature range.

Features

- Internal Sample-and-Hold
- Single +5V Operation
- Low Power Standby Mode
- Guaranteed No Missing Codes
- TTL/CMOS or 3V Logic Input/Output Compatible

Key Specifications

■ Resolution	10 Bits
■ Conversion Rate	20 MSPS (typ)
	15 MSPS (min)

■ ENOB 10 MHz Input,

20 MHz Clock 9.2 Bits (typ)

■ DNL 0.35 LSB (typ)


■ Power Consumption 98 mW (typ)

■ Low Power Standby Mode <4 mW (typ)

Applications

- Digital Video
- Document Scanners
- Medical Imaging
- Electro-Optics
- Plain Paper Copiers
- CCD Imaging


Connection Diagram



Ordering Information

Commercial $(-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C})$	NS Package
ADC10221CIVT	TQFP

Block Diagram



DS101038-2

Pin Descriptions and Equivalent Circuits

Pin No.	Symbol	Equivalent Circuit	Description		
Analog	1/0				
30	V _{IN}	30 VA	Analog Input signal to be converted. Conversion range is V _{REF} ⁺ S to V _{REF} ⁻ S.		
31	V _{REF} + F	V _A	Analog input that goes to the high side of the reference ladder of the ADC. This voltage should force V _{REF} + S to be in the range of 2.3V to 4.0V.		
32	V _{REF} + S		Analog output used to sense the voltage near the top of the ADC reference ladder.		
2	V _{REF} - F	Analog input that goes to the low side of the reference ladder of the ADC. This voltage shiftorce V _{REF} S to be in the range of 1.3V to 3			
1	V _{REF} S		Analog output used to sense the voltage near the bottom of the ADC reference ladder.		
9	CLK	9 DGND	Converter digital clock input. V _{IN} is sampled on the falling edge of CLK input.		
8	PD		Power Down input. When this pin is high, the converter is in the Power Down mode and the data output pins are in a high impedance state.		
26	ŌĒ	DGND	Output Enable pin. When this pin and the PD pin are low, the output data pins are active. When this pin or the PD pin is high, the output data pins are in a high impedance state.		
14 thru 19 and 22 thru 25	D0 -D9	V _D I/O DGND I/O	Digital Output pins providing the 10 bit conversion results. D0 is the LSB, D9 is the MSB. Valid data is present just after the falling edge of the CLK input.		
3, 7, 28	V _A		Positive analog supply pins. These pins should be connected to a clean, quiet voltage source of +5V. V_A and V_D should have a common supply and be separately bypassed with 10 μ F to 50 μ F capacitors in parallel with 0.1 μ F capacitors.		
5, 10	V _D		Positive digital supply pins. These pins should be connected to a clean, quiet voltage source of +5V. V _A and V _D should have a common supply and be separately bypassed with 10µF to 50µF capacitors in parallel with 0.1µF capacitors.		

Pin Descriptions and Equivalent Circuits (Continued)

Pin No.	Symbol	Equivalent Circuit	Description		
Analog I	/0				
12, 21	V _D I/O		Positive supply pins for the digital output drivers. These pins should be connected to a clean, quiet voltage source of +3V to +5V and be separately bypassed with 10µF capacitors.		
4, 27, 29	AGND		The ground return for the analog supply. AGND and DGND should be connected together close to the ADC10221 package.		
6, 11	DGND		The ground return for the digital supply. AGND and DGND should be connected together close to the ADC10221 pacjage.		
13, 20	DGND I/O		The ground return of the digital output drivers.		

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Positive Supply Voltage ($V = V_A = V_D$)

6.5

Converter Electrical Characteristics (Continued)

The following specifications apply for V_A = +5.0 V_{DC} , V_D = 5.0 V_{DC} , V_D I/O = 5.0 V_{DC} , V_{REF} + = +3.5 V_{DC} , V_{REF} - = +1.5 V_{DC} , V_{L} = 20pF, V_{L} = 15 MHz, V_{L} = 25 V_{L} C. Boldface limits apply for V_{L} = V_{L} T_{MAX}: all other limits V_{L} = 25 V_{L} C(Note 7)

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units
Reference	and Analog Input Characteris	tics			
R _{REF}	Reference Ladder Resistance		1000	850 1150	$\Omega({\sf min})$ $\Omega({\sf max})$
V _{REF} +	Positive Reference Voltage		3.5	4.0	V(max)
V _{REF} -	Negative Reference Voltage		1.5	1.3	V(min)
(V _{REF} +) - (V _{REF} -)	Total Reference Voltage		2.0	1.0 2.7	V(min) V(max)

DC and Logic Electrical Characteristics

The following specifications apply for $V_A = +5.0V_{DC}$, $V_D = +5.0V_{DC}$, $V_D | V_D = 5.0V_{DC}$, $V_{REF} + = +3.5V_{DC}$, $V_{REF} - = +1.5V_{DC}$, $V_{L} = 20 \text{ pF}$, $f_{CLK} = 15 \text{ MHz}$, $R_S = 25\Omega$. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}:** all other limits $T_A = 25^{\circ}\text{C}$ (Note 7)

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units
CLK, OE,	PD, Digital Input Characteris	stics	•		
V _{IH}	Logical "1" Input Voltage	V _D = 5.5V		2.0	V(min)
V _{IL}	Logical "0" Input Voltage	V _D = 4.5V		1.0	V(max)
I _{IH}	Logical "1" Input Current	$V_{IH} = V_{D}$	10		μA
I _{IL}	Logical "0" Input Current	V _{IL} = DGND	-10		μA
D00 - D13	Digital Output Characteristi	cs	•		
V _{OH}	Logical "1" Output Voltage	$V_D I/O = + 4.5V, I_{OUT} = -0.5 \text{ mA}$ $V_D I/O = + 2.7V, I_{OUT} = -0.5 \text{ mA}$		4.0 2.4	V(min) V(min)
V _{OL}	Logical "0" Output Voltage	$V_D I/O = + 4.5V, I_{OUT} = 1.6 \text{ mA}$ $V_D I/O = + 2.7V, I_{OUT} = 1.6 \text{ mA}$		0.4 0.4	V(max) V(max)
l _{oz}	TRI-STATE Output Current	$V_{OUT} = DGND$ $V_{OUT} = V_{D}$	-10 10		μA μA
I _{os}	Output Short Circuit	V _D I/O = 3V	±12		mA
	Current	V _D I/O = 5V	±25		mA
Power Sup	pply Characteristics		'		
I _A	Analog Supply Current	PD = LOW, Ref not included PD = HIGH, Ref not included	14.5 0.5	16	mA(max)
I _D + I _D I/O	Digital Supply Current	PD = LOW, Ref not included PD = HIGH, Ref not included	5 0.2	6	mA(max)
P _D	Power Consumption		98	110	mW (max)

AC Electrical Characteristics

The following specifications apply for $V_A = +5.0V_{DC}$, $V_D I/O = 5.0V_{DC}$, $V_{REF} + = +3.5V_{DC}$, $V_{REF} - = +1.5V_{DC}$, $f_{CLK} = 15$ MHz, $t_{rc} = t_{fc} = 5$ ns, $R_S = 25\Omega$. C_L (data bus loading) = 20 pF, **Boldface limits apply for T_A = T_{MIN} to T_{MAX}:** all other limits $T_A = 25^{\circ}C(Note 7)$

Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units (Limits)
Maximum Clock Frequency		20	15	MHz(min)
Minimum Clock Frequency		1		MHz(max)
Clock High Time			23	ns(min
Clock Low Time			23	ns(min)
Duty Cycle		50	45	%(min)
Duty Cycle		30	55	%(max)
Pipeliine Delay (Latency)			2.0	Clock Cycles
Clock Input Rise and Fall Time			5	ns(max)
	Maximum Clock Frequency Minimum Clock Frequency Clock High Time Clock Low Time Duty Cycle Pipeliine Delay (Latency)	Maximum Clock Frequency Minimum Clock Frequency Clock High Time Clock Low Time Duty Cycle Pipeliine Delay (Latency)	Maximum Clock Frequency 20 Minimum Clock Frequency 1 Clock High Time Clock Low Time Duty Cycle 50 Pipeliine Delay (Latency)	Maximum Clock Frequency 20 15


AC Electrical Characteristics (Continued)

The following specifications apply for $V_A = +5.0 V_{DC}$, $V_D I/O = 5.0 V_{DC}$, $V_{REF} + = +3.5 V_{DC}$, $V_{REF} - = +1.5 V_{DC}$, $f_{CLK} = 15$ MHz, $t_{rc} = t_{fc} = 5$ ns, $R_S = 25\Omega$. C_L (data bus loading) = 20 pF, **Boldface limits apply for T_A = T_{MIN} to T_{MAX}:** all other limits $T_A = 25^{\circ}C(Note 7)$


Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units (Limits)
Output Rise and Fall Times		10		ns
Fall of CLK to data valid		20	25	ns(max)
Output Data Hold Time		12		ns
t _{OH} Output Data Hold Time t _{DIS} Rising edge of \overline{OE} to valid data	From output High, 2K to Ground	25		ns
	From output Low, 2K to V _D I/O	18		ns
Falling edge of OE to valid data	1K to V _{CC}	25		ns
Data valid time		40		ns
Aperture Jitter		<30		ps
Full Scale Step Response	$t_r = 10$ ns	1		conversion
Overrange Recovery Time	V _{IN} step from (V _{REF} + +100 mV) to (V _{REF}			
	Output Rise and Fall Times Fall of CLK to data valid Output Data Hold Time Rising edge of OE to valid data Falling edge of OE to valid data Data valid time Aperture Jitter Full Scale Step Response	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Typical Performance Characteristics $V_A = V_D = V_D I/O = 5V$, $f_{CLK} = 20MHz$, unless otherwise specified.


Typical INL




INL vs f_{CLK}




INL vs $V_{\rm A}$




INL vs Clock Duty Cycle




Typical DNL




DNL vs f_{CLK}



DNL vs V_{A}




DNL vs Clock Duty Cycle




DS101038-40


SINAD & ENOB vs Temperature and f_{IN}




SINAD & ENOB vs VA



SINAD & ENOB vs f_{CLK} and f_{IN}




I_A + I_D vs. Temperature



Typical Performance Characteristics $V_A = V_D = V_D I/O = 5V$, $f_{CLK} = 20MHz$, unless otherwise

specified. (Continued)

Spectral Response at 20 MSPs



Specification Definitions

APERTURE JITTER is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.

APERTURE DELAY See Sampling Delay.

DIFFERENTIAL GAIN ERROR is the percentage difference between the output amplitudes of a given amplitude small signal, high frequency sine wave input at two different dc input levels.

DIFFERENTIAL PHASE ERROR is the difference in the output phase of a small signal sine wave input at two different dc input levels.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio (S/N+D or SINAD). ENOB is defined as (SINAD -1.76) / 6.02.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its 1 MHz value for a full scale input. The test is performed with $f_{\rm IN}$ equal to 100 kHz plus integral multiples of $f_{\rm CLK}$. The input frequency at which the output is -3 dB relative to the1 MHz input signal is the full power bandwidth.

FULL SCALE (FS) INPUT RANGE of the ADC is the input range of voltages over which the ADC will digitize that input. For V_{REF} + = 3.50V and V_{REF} - = 1.50V, FS = (V_{REF} +) - (V_{REF} -) = 2.00V.

FULL SCALE OFFSET ERROR is a measure of how far the last code transition is from the ideal 1½ LSB below $V_{REF}+$ and is defined as V_{1023} –1.5 LSB – $V_{REF}+$, where V_{1023} is the voltage at which the transitions from code 1022 to 1023 occurs.

FULL SCALE STEP RESPONSE is defined as the time required after V_{IN} goes from V_{REF} - to V_{REF} +, or V_{REF} + to V_{REF} -, and settles sufficiently for the converter to recover and make a conversion with its rated accuracy.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (1½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

OUTPUT DELAY is the time delay after the fall of the input clock before the data update is present at the output pins.

OUTPUT HOLD TIME is the length of time that the output data is valid after the fall of the input clock.

OVER RANGE RECOVERY TIME is the time required after V_{IN} goes from AGND to V_{REF} + or V_{IN} goes from V_A to V_{REF} -for the converter to recover and make a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available by the Pipeline Delay plus the Output Delay after that sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

PSRR (POWER SUPPLY REJECTION RATIO) is the ratio of the change in dc power supply voltage to the resulting change in Full Scale Error, expressed in dB.

SAMPLING (APERTURE) DELAY or APERTURE TIME is that time required after the fall of the clock input for the sampling switch to open. The sample is effectively taken this amount of time after the fall of the clock input.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or dc.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the RMS value of the input signal to the RMS value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB or dBc, between the RMS values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the rms total of the first six harmonic components, to the rms value of the input signal.

ZERO SCALE OFFSET ERROR is the difference between the ideal input voltage (½ LSB) and the actual input voltage that just causes a transition from an output code of zero to an output code of one.

Timing Diagram




FIGURE 1. ADC10221 Timing Diagram





FIGURE 2. AC Test Circuit



*INCLUDES STRAY AND
DISTRIBUTED CAPACITANCE

FIGURE 3. t_{EN} , t_{DIS} Test Circuit

Functional Description

The ADC10221 maintains excellent dynamic performance for input signals up to half the clock frequency. The use of an internal sample-and-hold amplifier (SHA) enables sustained dynamic performance for signals of input frequency beyond the clock rate, lowers the converter's input capacitance and reduces the number of external components required.

The analog signal at $V_{\rm IN}$ that is within the voltage range set by $V_{\rm REF}+$ S and $V_{\rm REF}-$ S are digitized to ten bits at up to 25 MSPS. Input voltages below $V_{\rm REF}-$ S will cause the output word to consist of all zeroes. Input voltages above $V_{\rm REF}+$ S will cause the output word to consist of all ones.

 V_{REF} + S has a range of 2.3 to 4.0 Volts, while V_{REF} - S has a range of 1.3 to 3.0 Volts. V_{REF} + S should always be at least 1.0 Volt more positive than V_{REF} - S.

Data is acquired at the falling edge of the clock and the digital equivalent of that data is available at the digital outputs 2.0 clock cycles plus t_{OD} later. The ADC10221 will convert as long as the clock signal is present at pin 9 and the PD pin is low. The Output Enable pin $(\overline{\text{OE}})$, when low, enables the output pins. The digital outputs are in the high impedance state when the $\overline{\text{OE}}$ pin is low or the PD pin is high.

Applications Information

1.0 THE ANALOG INPUT

The analog input of the ADC10221 is a switch (transmission gate) followed by a switched capacitor amplifier. The capacitance seen at the input changes with the clock level, appearing as about 3 pF when the clock is low, and about 5 pF when the clock is high. This small change in capacitance can be reasonably assumed to be a fixed capacitance. Care should be taken to avoid driving the input beyond the supply rails, even momentarily, as during power-up.

The CLC409 has been found to be a good device to drive the ADC10221 because of its low voltage capability, wide bandwidth, low distortion and minimal Differential Gain and Differential Phase. The CLC409 performs best with a feedback resistor of about 100 ohms.

Care should be taken to keep digital noise out of the analog input circuitry to maintain highest noise performance.

2.0 REFERENCE INPUTS

Note: Throughout this data sheet reference is made to V_{REF} + and to V_{REF} -. These refer to the internal voltage across the reference ladder and are, nominally, V_{REF} + S and V_{REF} - S, respectively.

Figure 4 shows a simple reference biasing scheme with minimal components. While this circuit might suffice for

some applications, it does suffer from thermal drift because the external resistor at pin 2 will have a different temperature coefficient than the on-chip resistors. Also, the on-chip resistors, while well matched to each other, will have a large tolerance compared with any external resistors, causing the value of $V_{\rm REF}$ - to be quite variable. No d.c. current should be allowed to flow through pin 1 or 32 or linearity errors will result near the zero scale and full scale ends of the signal excursion. The sense pins were designed to be used with high impedance opamp inputs for high accuracy biasing.

The circuit of *Figure 5* is an improvement over the circuit of *Figure 4* in that both ends of the reference ladder are defined with reference voltages. This reduces problems of high reference variability and thermal drift, but requires two reference sources.

In addition to the usual reference inputs, the ADC10221 has two sense outputs for precision control of the ladder voltages. These sense outputs ($V_{\rm REF}+$ S and $V_{\rm REF}-$ S) compensate for errors due to IR drops between the source of the reference voltages and the ends of the reference ladder itself.

With the addition of two op-amps, the voltages at the top and bottom of the reference ladder can be forced to the exact value desired, as shown in *Figure 6*.




FIGURE 4. Simple, low component cournt reference biasing

The V_{REF}+ F and V_{REF}- F pins should each be bypassed to AGND with 10 μF tantalum or electrolytic and 0.1 μF ceramic capacitors. The circuit of *Figure 6* may be used if it is desired to obtain precise reference voltages. The LMC6082 in this circuit was chosen for its low offset voltage, low voltage capability and low cost.

Since the current flowing through the sense lines (those lines associated with $V_{REF}+S$ and $V_{REF}-S$) is essentially zero, there is negligible voltage drop across any resistance in series with these sense pins and the voltage at the inverting input of the op-amp accurately represents the voltage at the top (or bottom) of the ladder. The op-amp drives the force




FIGURE 6. Setting precision reference voltages

3.0 POWER SUPPLY CONSIDERATIONS

A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 10 μF to 50 μF tantalum or aluminum electrolytic capacitor should be placed within an inch (2.5 centimeters) of the A/D power pins, with a 0.1 μF ceramic chip capacitor placed as close as possible to each of the converter's power supply pins. Leadless chip capacitors are preferred because they have low lead inductance.

While a single voltage source should be used for the analog and digital supplies of the ADC10221, these supply pins should be well isolated from each other to prevent any digital noise from being coupled to the analog power pins. A choke or ferrite bead is recommended between the analog and digital supply lines, with a ceramic capacitor close to the analog supply pin.

The converter digital supply should not be the supply that is used for other digital circuitry on the board. It should be the same supply used for the ADC10221 analog supply.

As is the case with all high speed converters, the ADC10221 should be assumed to have little high frequency power supply rejection. A clean analog power source should be used.

No pin should ever have a voltage on it that is in excess of the supply voltages or below ground, not even on a transient basis. This can be a problem upon application of power to a circuit. Be sure that the supplies to circuits driving the CLK, PD, \overline{OE} , analog input and reference pins do not come up any faster than does the voltage at the ADC10221 power pins.

4.0 THE ADC10221 CLOCK

Although the ADC10221 is tested and its performance is guaranteed with a 15 MHz clock, it typically will function with clock frequencies from 1 MHz to 20 MHz. Performance is best if the clock rise and fall times are 5 ns or less and if the clock line is terminated with a series RC of about 100 Ohms and 47 pF near the clock input pin, as shown in *Figure 6*.

5.0 LAYOUT AND GROUNDING

Proper routing of all signals and proper ground techniques are essential to ensure accurate conversion. Separate analog and digital ground planes are required to meet data sheet limits. The analog ground plane should be low impedance and free of noise form other parts of the system.

Each bypass capacitor should be located as close to the appropriate converter pin as possible and connected to the pin and the appropriate ground plane with short traces. The

analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground return.

Figure 7 gives an example of a suitable layout, including power supply routing, ground plane separation, and bypass capacitor placement. All analog circuitry (input amplifiers,

filters, reference components, etc.) should be placed on or over the analog ground plane. All digital circuitry and I/O lines should be over the digital ground plane.

Digital and analog signal lines should never run parallel to each other in close proximity with each other. They should only cross each other when absolutely necessary, and then only at 90° angles. Violating this rule can result in digital noise getting into the input, which degrades accuracy and dynamic performance (THD, SNR, SINAD).




FIGURE 7. An acceptable layout pattern

6.0 DYNAMIC PERFORMANCE

The ADC10221 is ac tested and its dynamic performance is guaranteed. To meet the published specifications, the clock source driving the CLK input must be free of jitter. For best ac performance, isolating the ADC clock from any digital circuitry should be done with adequate buffers, as with a clock tree. See *Figure 8*

Meeting dynamic specifications is also dependent upon keeping digital noise out of the input, as mentioned in Sections 1.0 and 5.0.




FIGURE 8. Isolating the ADC clock from digital circuitry

7.0 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 300mV beyond the supply pins. Exceeding these limits on even a transient basis can cause faulty or erratic operation. It is not uncommon for high speed digital circuits

(e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A resistor of 50 to 100 Ω in series with the offending digital input will usually eliminate the problem.

Care should be taken not to overdrive the inputs of the ADC10221 (or any device) with a device that is powered from supplies outside the range of the ADC10221 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers has to charge for each conversion, the more instantaneous digital current is required from $V_{\rm D}$ and DGND. These large charging current spikes can couple into the analog section, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital ground planes will reduce this problem on the board. Buffering the digital data outputs (with an 74F541, for example) may be necessary if the data bus to be driven is heavily loaded. Dynamic performance can also be improved by adding series resistors of 47Ω at each digital output.

Driving the V_{REF} + F pin or the V_{REF} - F pin with devices that can not source or sink the current required by the ladder. As mentioned in section 2.0, be careful to see that any driving devices can source sufficient current into the V_{REF} + F pin and sink sufficient current from the V_{REF} - F pin. If these pins are not driven with devices than can handle the required current, they will not be held stable and the converter output will exhibit excessive noise.

Using a clock source with excessive jitter. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance. Simple gates with RC timing is generally inadequate.

Using the same voltage source for V_D and other digital logic. As mentioned in Section 3.0, V_D should use the same power source used by V_A , but should be decoupled from V_A .

Physical Dimensions inches (millimeters) unless otherwise noted 32-Lead TQFP Package Ordering Number ADC10221CIVT NS Package Number VBE32A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com eutsch Tel: +49 (0) 69 9508 6208

Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507