

FULL FIELD CCD IMAGE SENSOR
2048x2048 PIXELS

- Designed for digital photography , graphic arts , medical and scientific applications
- Pixel $14\mu\text{m} \times 14\mu\text{m}$ photomoms with 100% aperture
- Image zone : $28,67\text{mm} \times 28,67\text{mm}$
- Frame readout through 1, 2 or 4 outputs
- Data rates up to $4 \times 20\text{MHz}$ (compatibility with 15 frames/second)
- Possible binning 2×2 pixels (format 1024×1024 with pixels of $28\mu\text{m} \times 28\mu\text{m}$)
- High dynamic range (up to 12600:1) even at room temperature and even at $20\text{MHz}/\text{output}$
- Very low dark current (MPP mode)
- Optimized resolution and responsivity in the 400–1100nm spectrum
- Other possible full frame operating modes :
 - ★ 1536×2048 pixels of $14\mu\text{m} \times 14\mu\text{m}$
 - ★ 768×1024 pixels of $28\mu\text{m} \times 28\mu\text{m}$
- Compatible with fiber optic face plate coupling
- On request: Frame transfer architecture (on-chip memory defined by mechanical shielding) featuring:
 - ★ $1024(\text{V}) \times 2048(\text{H})$ active pixels of $14\mu\text{m} \times 14\mu\text{m}$
 - ★ $512(\text{V}) \times 1024(\text{H})$ active pixels of $28\mu\text{m} \times 28\mu\text{m}$
 - ★ $512(\text{V}) \times 2048(\text{H})$ active pixels of $14\mu\text{m} \times 14\mu\text{m}$




Figure 1 : TH7899M organization

1. General description (see figure 1)

The TH7899M sensor is a 2048x2048 full frame Charge Couple Device (CCD) designed for a wide range of applications due to both its operating mode flexibility and its high dynamic range combined with its high resolution. The device is 180° symmetrical so if it is not plugged in the right side it will not be damaged.

The nominal photosensitive area is made of 2048x2048 useful pixels splitted vertically in 4 zones A,B,C and D. Each zone can be driven separately by four-phase clocks ($\Phi P1$ $\Phi P2$ $\Phi P3$ and $\Phi P4$) allowing different operating modes as described in parag 3.2.

There are two identical horizontal shift registers: one at the top of the image area (A register) and one at the bottom (B register).

At each end of the two readout registers is located a summing gate which can be clocked to allow an horizontal pixel summation before the on-chip output amplifier.

2. Applications

The TH7899M sensor suits particularly to the following applications:

- Digital photography
- Medical applications
- Graphic arts
- Industrial applications
- Scientific applications

3. Functional description

3.1. Pixel

The pixel size is $14\mu\text{m} \times 14\mu\text{m}$ with 100% aperture. The figures hereunder show the pixel structure.




Figure 2: Front view of a photoelement




Figure 3: Cross sectional view (AA') of a photoelement and potential profile during integration

3.2. Image area

The image area consists of an array of 2048x2048 useful photoelements for imaging. The matrix also includes:

- 7 columns of dark reference and 5 isolation columns (half covered) on right and left sides. The isolation columns are to ensure the 2048 active columns and are 100% photosensitive.
- 8 supplementary lines in each zone A B C and D ; these lines are useful when using an optical shield in case of frame transfer architecture with memory zone to correct the smearing (digital correction).


Among these 8 lines in A and D zones , 3 lines at the top and at the bottom of the full image area are masked with aluminium, all the other supplementary lines are photosensitives.

The image area is divided in 4 parts of 520 lines each (electrically but not optically). These 4 parts can be driven independently allowing different operating modes as described hereunder.


● **Full field modes (no mechanical shield on package)**

In such cases a mechanical shutter is needed to shield the array from incident illumination during the readout period to avoid parasitic signal (smearing) particularly at low data rates. Such a shutter is not necessary if no light is coming onto the photosensitive area during the readout time (e.g in case of pulsed light source).


There are mainly three different modes which can square with different optical formats, with readout optimized in speed or with simplified operating conditions.



Configuration 1



Configuration 2




Configuration 3

Active pixel number	Image zone dimension	Useful zones	Used readout register	Number of possible outputs	Configuration to be used	Characteristics
2048(V)x2048(H)	28.67mm(V)x28.67mm(H)	A,B,C and D	B	1 or 2	1	Simplified operating conditions
2048(V)x2048(H)	28.67mm(V)x28.67mm(H)	A,B,C and D	A and B	2 or 4	2	2048x2048 optimized data rate
1024(V)x2048(H)	14.34mm(V)x28.67mm(H)	C and D	B	1 or 2	2	Adapted optical format
1536(V)x2048(H) 1365(V)x2048(H)	21.50mm(V)x28.67mm(H) 19.11mm(V)x28.67mm(H)	B,C and D	B	1 or 2	3	Adapted optical format Equivalent 24x36mm ratio
512(V)x2048(H)	7.17mm(V)x28.67mm(H)	A	A	1 or 2	3	Adapted optical format


Note : Binned modes (2x2 or 2x1) can be used which will lead to specific binned formats in particular the format 1024x1024 with an equivalent pixel size of 28µmx28µm.

● **Frame transfer modes (option on package on request)**

These cases imply to place an optical shield in the package (on request) to define one or two memory zones according to the application as shown on figures hereunder.



Configuration 4



Configuration 5

Active pixel number	Image zone dimension	Useful zones	Used readout register	Number of possible outputs	Configuration to be used	Characteristics
1024(V)x2048(H)	14.34mm(V)x28.67mm(H)	C and D	B	1 or 2	4	1024x2048 simplified operating conditions
1024(V)x2048(H)	14.34mm(V)x28.67mm(H)	B and C	A and B	2 or 4	5	1024x2048 optimized data rate
512(V)x2048(H)	7.17mm(V)x28.67mm(H)	A	A	1 or 2	5	Adapted optical format

Note : Binned modes (2x2 or 2x1) can be used, this will lead to specific binned formats in particular the format 512x1024 with an equivalent pixel size of 28µmx28µm.

3.3. Horizontal registers

The sensor has two readout registers located at the top (A register) and at the bottom (B register) of the image area. They can be driven independently by two phase clocks. Nevertheless to allow a multiple charge transfer direction for the useful pixels (left, right or half left and half right), the two clocks are split up in 6 clocks ($\Phi LA_{i=1 \text{ to } 6}$ for A register and $\Phi LB_{i=1 \text{ to } 6}$ for B register). The transfer direction is fixed by the connection mode of the six clocks into 2 clocks.

The description of the connection with the transfer direction is described in parag.9.

The readout register has 2072 stages, plus 18 extra stages at each end. Whatever the chosen transfer direction for the useful pixels, the 18 extra pixels, the 7 dark references and the 5 isolations are always transferred to the nearest output as shown in the figure hereunder.




Figure 4a – A and B readout register structure

The readout register can be driven in MPP mode if necessary.

3.4. Binned modes

Two types of summation can be performed :

- Vertical summation in each stage of the serial register (A or B)
- Horizontal summation in an output summing well driven by Φ_S clock and located at each end of the readout registers (A and B).

Nevertheless, it can be performed both one summation in the register and one in the output summing well allowing, by this way, to have a resulting signal of (2 x 2) contiguous pixels from the image area . Thus, the sensor is equivalent to a 1024x1024 array of a 28 μm x28 μm pixel. When using binned mode with a charge level , after summation , smaller than 300e $^-$ (typical value) it is better (optimization of dynamic and linearity) to keep the conversion factor at 7 $\mu\text{V}/\text{e}^-$ (with VGL=1V and VDR=13.5V). But for summing mode with charge level, upper than 300e $^-$, the conversion factor should be reduced by increasing the VGL gate to 12V and the VDR diode to 15V. With such a method , the saturation charge is optimized for binning mode.

This summing technique leads to an increased signal to noise ratio, larger pixel size, higher frame rates (for vertical binning only) but at the expense of a loss in resolution.

3.5. Output amplifiers

The TH7899M sensor has four output amplifiers. These are located in each corner of the device at the ends of the readout register. Charge packets are clocked to a precharge capacitor (floating diffusion) whose potential varies linearly with the quantity of charge in each packet. This potential is applied to the input gate of a two stage source follower amplifier and the output signal is read. Then, the reset clock Φ_R removes the charge from the floating diffusion via the reset drain VDR which imposes its reference level.




Figure 4b – On-chip output amplifier structure

4. Multi-Pinned-Phases (MPP) mode

The TH7899M sensor operates in MPP mode in order to substantially decrease dark current (typically from 0.6nA/cm² to 25pA/cm² at 25°C). Compared to standard technology, MPP mode allows, while keeping all other performances unchanged, either to increase exposure time, or to operate at higher temperature.

Dark current is due to thermal generation in the substrate of the CCD. The different generation sources are the following ones:

- surface states at the Si-SiO₂ interface which is the main contribution
- generation and diffusion in the bulk
- generation in the depleted zone

If the gates are biased with adequate negative biases, holes appear at the Si-SiO₂ interface and fill in the interface states suppressing their dark current contribution. As a result, only the minor bulk and depleted zone contributions remain.

5. Absolute maximum ratings

Storage temperature -55°C to +150°C

Operating temperature -40°C to +85°C

Temperature cycling 15°C/mn

Maximum applied voltage:

Pins A3 A8 A13 A14 B3 B8 B13 G1 G15 J1 J15 P3 P8 P13 R2 R3 R8 R13	0V (ground)
Maximum voltage applied (VGB) with respect to the substrate VSS	
Pins B5 B4 P12 P11 P4 P5 P6 P7 B12 B11 B10 B9 H15 H1 R6 R5 A10 A11 A5 A4 R12 R11 R4 R7 A9 A12 R1	VGB = 15V
Pins B6 A6 B7 A7 P9 R9 P10 R10	VGB = 12V
Pins R1 R15 A1 A15 A2 R14 P2 P14 B2 B14 P1 P15 B1 B15 K1 K15 F1 F15 L1 L15 E1 E15	VGB = -0.3 to 15.5
Pins M1 M15 D1 D15	VGB=-0,3 to 12V
Maximum voltage difference ΔV between two pins of each group	
Pin group : R6 R5 P4 P5 P6 P7 H1 R4 R7	ΔV =15V
Pin group : A10 A11 B12 B11 B10 B9 H15 A9 A12	ΔV =15V
Pin group : B5 B6 A5 A6 B4 B7 A4 A7 P12 P9 R12 R9 P11 P10 R11 R10 H1 H15	ΔV =15V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

6. Operating range

Operating range defines the limits between which the functionality is guaranteed. Electrical limits of applied signals are given in operating condition section.

7. Operating precautions

Shorting one of the video output to one of the input pins even temporarily, can permanently damage the output amplifier.

Due to MPP mode or negative voltages, image zone clocks and readout registers do not include ESD protection. To avoid a degradation, the TH7899M device should be handled with grounded bracelet and stored on conductive layer used for shipment.

8. Operating conditions

see pin-out / pin designation parag 12.


TABLE 1 – DC CHARACTERISTICS

Parameter	Minimum value	Typical value	Maximum value	Notes
V_S (1 to 4)		0 V		
V_{DD} (1 to 4)	14.5V	15 V	15.5 V	
V_{SS}	0 V	0 V		
V_{GS} (1 to 4)	3.7	4V	4.3V	2V for MPP mode (option)
V_{DR} (1 to 4)	13V/14.5V*	13.5V/15V*	14V/15.5V*	
V_{DE} (A and B)	5.5V	6V	6.5V	
V_{GL} (1 to 4)	0.7V/11.7V*	1V/12V*	1.3V/12.3V*	0V/12V* for MPP mode (option)

Note: * $V_{GL}=12V$ and $V_{DR}=15V$ is only when using a summing mode to optimize saturation level.

The reference level (VS) of a unused output amplifier can be disconnected to avoid the consumption of this amplifier.

TABLE 2 – DRIVE CLOCK CHARACTERISTICS

Parameters	Minimum value	Typical value	Maximum value	Notes
$\Phi_{P1,2,4}$ Low High	-11V +3.5V	-9V +4V	-8.5V +4.5V	For each A,B,C and D zones , the capacitances to drive are: $C\Phi P1=C\Phi P3=10nF$ $C\Phi P2=C\Phi P4=13nF$
Φ_{P3} Low High	-11V 0V	-9V 0.3V	-8.5V 0.6V	
Φ_T (A and B) Low High	-11V +3.5V	-9V +4V	-8.5V +5V	
Φ_L Low High	-2.5V +5.5V	-3V +6V	-3.5V +6.5V	
				<p>-8V for MPP mode (option) +3V for MPP mode (option)</p> <p>For each A and B readout registers and after having tied the different clocks in two clocks $\Phi L1$ and $\Phi L2$ and in non MPP mode (in MPP mode the ΦL clock capacitances are roughly 30% higher)</p> 
Φ_S (1 to 4) Low High	-2.5V +5.5V	-3V +6V	-3.5V +6.5V	-8V for MPP mode (option) +3V for MPP mode (option) For each summing gate: $C\Phi S<50pF$
Φ_R (1 to 4) Low High	0V +9V	0.3V +10V	0.6V +11V	For each reset gate: $C\Phi R<20pF$

9. Main operating modes and selection table for vertical transfer number (vnb) and for horizontal transfer number (hnb)

VERTICAL TRANSFERS				
2080 TRANSFERS MINIMUM	2080 TRANSFERS MINIMUM	1040 TRANSFERS MINIMUM	1560 TRANSFERS MINIMUM	520 TRANSFERS MINIMUM
vnb=2080 MODES 1-2-13 : φPA1=φPB1=φPC1=φPD1=φA φPA2=φPB2=φPC2=φPD2=φB φPA3=φPB3=φPC3=φPD3=φC φPA4=φPB4=φPC4=φPD4=φD φTA=Low level φTB=φV	vnb=2080 MODES 3-4-14 : φPA1=φPB1=φPC1=φPD1=φA φPA2=φPB2=φPC2=φPD2=φD φPA3=φPB3=φPC3=φPD3=φC φPA4=φPB4=φPC4=φPD4=φB φTA=φA φTB=Low level	vnb=1040 MODES 5-6-15 : φPA1=φPB1=φPC1=φPD1=φA φPA4=φPB4=φPC4=φPD4=φB φPA3=φPB3=φPC3=φPD3=φC φPA2=φPB2=φPC2=φPD2=φD φTA=φA φTB=φA	vnb=1560 MODES 7-8-16 : φPA1=φPB1=φPC1=φPD1=φA φPA4=φPB4=φPC4=φPD4=φB φPA3=φPB3=φPC3=φPD3=φC φPA2=φPB2=φPC2=φPD2=φD φTA=φA φTB=φA	vnb=520 MODES 11-12-18 : φPA1=φPB1=φMA φPC1=φPB1=φPA φPA2=φPB2=φMB φPC2=φPB2=φPB φPA3=φPB3=φMC φPC3=φPB3=φPC φPA4=φPB4=φMD φPC4=φPB4=φPD φTA=φMA φTB=φMA


φPA, φPB, φPC and φD correspond to the checks described in the timing diagram para 10 in case of full frame timing.

φPA, φPB, φPC, φPD, φMA, φMB, φMC, φMD correspond to the checks described in the timing diagram para 10 in case of frame transfer timing with memory zone.

φL1, φL2 correspond to the checks described in the timing diagram para 10.


vnb and hnb are respectively the vertical transfer number and the horizontal transfer number which shall be repeated in the timing diagram described para 10.

The unused horizontal checks (φL, φS, φR) shall be stated to their high level



Only when using specific device with optical shield (on request)

10. Timing diagram
10.1 Full frame timing diagram (without memory zone)



Summation options -----
 vs = number of vertical summation ($vs = 1$ to sum 2 lines in the readout register)
 hs = number of horizontal summation ($hs = 0$ to sum 2 pixels in the ΦS gate, only add one time the timing diagram on figure 7)
 vnb and hnb are defined according to the chosen operating mode in parag 9

Note 1: Cleaning period consists in emptying the image zone of all charges created by thermal generation. To achieve such a cleaning, the readout time $T_{readout}$ defined in the above diagram shall be used. Nevertheless it is possible to reduce cleaning time of the image zone by accumulating several lines in the output register (figure 6) before reading out the resulting signal (figure 8). The number of accumulated lines is limited by the readout register saturation level




Figure 5: Exposure time




Figure 6: Vertical transfer of one line




Figure 7 : Horizontal pixel summation on ΦS gate (two adjacent pixel summation)





Figure 8: Horizontal transfer period and readout

10.2 Frame transfer timing (with memory (les) zone(s))



The video line comprises:

- 18 inactive prescans
- 7 dark references
- 5 isolation elements
- 2048 useful pixels (readout through one output) or 1024 useful pixels (readout through 2 or 4 outputs)

Summation options: - - - -

v_s = number of vertical summation ($v_s=1$ to sum 2 lines in the readout register)

h_s = number of horizontal summation ($h_s=0$ to sum 2 pixels in the ΦS gate , only add one time the timing diagram of figure 10)

vnb and hnb are defined according to the chosen operating mode in parag 9

Note 2.: Cleaning period consists in emptying the image zone of all charges created by thermal generation. To achieve such a cleaning, the vertical transfer of all the image zone to the memory zone shall be clocked according to the diagram shown in figure 12.

Note 3.: Memory zone cleaning period consists in emptying the memory zone of all charges created by thermal generation. To achieve such a cleaning, the vertical transfer from the memory zone to the readout register shall be clocked according to the diagram shown in figure 9. Nevertheless, it is possible to reduce cleaning time of the memory zone by accumulating several lines in the readout register (figure 9) before reading out the resulting line signal (see figure 11). The number of accumulated lines is limited by the output register saturation level.




Figure 9 : Vertical transfer of one line from the memory zone to the readout register




Figure 10: Horizontal pixel summation on ΦS gate (two adjacent pixel summation)




Figure 11: Horizontal transfer period and readout




Figure 12: Vertical transfer of one line from the image zone to the memory zone

10. Electrical and electro-optical performances

TABLE 3 – STATIC AND DYNAMIC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
DC output level (*)	Vref		10.5		V	$V_{DR}=13.5V$; $V_S=0V$
Output impedance (*)	Zout	200	230	250	Ω	
Output amplifier supply current (**)	IDD		10		mA	$V_{DD}=15V$; $V_{DR}=13.5V$; $V_S=0V$
Charge to voltage conversion factor With VGL=1V and VDR=13.5V With VGL=12V and VDR=15V	CVF1	6.6	7	7.4	$\mu V/e-$	for standard mode
	CVF2	4.2	4.5	4.7	$\mu V/e-$	for binning mode
Image zone to readout register frequency	FV		100	180	kHz	Without reduction of saturation charge
Readout register and reset frequency	FH		5	20	MHz	

(*) Measured on VOS1 VOS2 VOS3 and VOS4

(**) Measured in each VDD pin

TABLE 4 – ELECTRO-OPTICAL PERFORMANCE CHARACTERISTICS

- General measurement conditions (unless otherwise specified):
 - $T_c=25^\circ C$ (package temperature)
 - Vertical transfer frequency FV= 100kHz
 - Horizontal transfer frequency and output frequency FH= 5 MHz
- Illumination conditions :
 - 3200° K halogen lamp + 2mm BG38 filter + F/3.5 aperture

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Saturation output voltage Without binning	VSAT	1.4	1.9		V	Note 1
Saturation charge of elementary pixel Without binning	QSAT	220	270		ke-	Note 1
Saturation charge of readout registers		320	360		ke-	Note 2
Saturation charge of summing gates ϕS		550	630		ke-	Note 2
Saturation level on the output node With VGL=1V and VDR=13.5V With VGL=12V and VDR=15V		280	300		ke-	Note 3 for standard mode
		530	570		ke-	for binning mode
Rms Output amplifier noise With a bandwidth of 80MHz With a bandwidth < 5MHz	N1		20		e-	Note 4 Output frequency = 20MHz
	N2		5		e-	Output frequency < 1MHz
Dark current MPP mode non MPP mode	I01		25	30	pA/cm ²	$T=25^\circ C$
	I02		0.6	1	nA/cm ²	$T=25^\circ C$
Dynamic range Exposure time=10ms, Readout time =2s, FV =100kHz Readout through one output	SNR		9800			$T=25^\circ C$, without binning Note 5
Photo-response non uniformity, σ	PRNU		1	2.5	% VOS	

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Dark signal non uniformity ρ Exposure time=10ms, Readout time =2s , FV=100kHz Readout through one output	DSNU		2.2	3	mV	T=25°C
Horizontal transfer efficiency	1- ϵ_H	0.99993	0.99997			Note 6
Vertical transfer efficiency	1- ϵ_V	0.99998	0.99999			
Contrast transfer function at Nyquist frequency	CTF		67		%	
Responsivity	R		8.5		V μ J/cm ²	with BG38 filter
Linearity error	LE		< 1		%	Without binning
Flatness (peak tp peak)			13	20	μ m	

Note 1 : Saturation level is the maximum charge level before **vertical** transfer efficiency degradation (out of specification)

Note 2 : Saturation level is the maximum charge level before **horizontal** transfer efficiency degradation (out of specification)

Note 3 : Saturation level on output node can be optimized by running the readout register in MPP mode. Nevertheless, such a method implies that the capacitances of the Φ_L clocks are roughly 30% higher.

Note 4 : Measured with Correlated Double Sampling (CDS)

Note 5 : Dynamic range is defined by the ratio of the saturation level to the temporal rms noise in darkness

Note 6 :With an horizontal frequency maximum of 20MHz, this value will be improved when decreasing this frequency.




Figure 13 – Typical spectral response




Figure 14 - Typical dynamic range for different operating conditions.

The dynamic range is defined by the ratio of the saturation level to the temporal rms noise in darkness. The increase of dynamic range with the vertical frequency is due to the reduction of dark current when the vertical frequency increases (in particular reduction of transfer time where the device is no longer in MPP mode)

	Number of used out-puts	Output frequency (MHz) per output	Exposure time (ms)
Operating conditions 1	1	20	50
Operating conditions 1bis	1	20	100
Operating conditions 2	4	20	50
Operating conditions 3	4	10	50
Operating conditions 4	1	5	10
Operating conditions 4bis	1	5	2000
Operating conditions 5	1	2	10

For output frequencies lower than 20MHz/output, it is recommended to cut-off the output amplifier bandwidth by means of an off chip capacitance so as to minimize amplifier noise. To do so output amplifier bandwidth has to be adjusted at 5 times the output frequency. The results given above take into account this optimization of amplifier noise.





Figure 15 - Typical dark current noise with respect to the temperature for different operating conditions.

All these results have been calculated with a vertical frequency of 100kHz.

	Number of used outputs	Output frequency (MHz) per output	Exposure time (ms)
Operating conditions 1	1	20	50
Operating conditions 1 bis	1	20	100
Operating conditions 2	4	20	50
Operating conditions 3	4	10	50
Operating conditions 4	1	5	10
Operating conditions 4 bis	1	5	2000
Operating conditions 5	1	2	10


11. Outline drawing

The chip center is located at package center.



- ① Glass window
 - ② Die and photosensitive area
 - ③ Optical distance Z_{top} between external face of the window and photosensitive area.
 - ⑤ Pin n° A1 index
 - ⑥ Co-ordinates X, Y, Z of the first active and photosensitive pixel on VOS1 output.
- Dimensions in mm

12. Pin-out / pin designation



Pin n°	Symbol	Designation
R6,R5,P4,P5,P6,P7	phiLB1, phiLB2, phiLB3, phiLB4, phiLB5, phiLB6	B readout register clocks
A10,A11,B12,B11,B10,B9	phiLA1, phiLA2, phiLA3, phiLA4, phiLA5, phiLA6	A readout register clocks
R4,R7,A9,A12	phiS1, phiS2, phiS3, phiS4	Summing clocks of the output 1,2,3 and 4
M1,M15,D1,D15	VGL1,VGL2,VGL3,VGL4	Readout gate bias of the output 1,2,3 and 4
L1,L15,E1,E15	VGS1,VGS2,VGS3,VGS4	Output gate bias of the output 1,2,3 and 4
N1,N15,C1,C15	VOS1,VOS2,VOS3,VOS4	Output signal video 1,2,3 and 4
R1,R15,A1,A15	VDD1,VDD2,VDD3,VDD4	Output amplifier drain supply of the output 1,2,3 and 4
P1,P15,B1,B15	VS1,VS2,VS3,VS4	Output amplifier source bias of the output 1,2,3 and 4
K1,K15,F1,F15	phiR1,phiR2,phiR3,phiR4	Reset clocks of the output 1,2,3 and 4
P2,P14,B2,B14	VDR1,VDR2,VDR3,VDR4	Reset bias of the output 1,2,3, and 4
B5,B6,A5,A6	phiPA1,phiPA2,phiPA3,phiPA4,	A image zone clocks
B4,B7,A4,A7	phiPB1,phiPB2,phiPB3,phiPB4,	B image zone clocks
P12,P9,R12,R9	phiPC1,phiPC2,phiPC3,phiPC4,	C image zone clocks
P11,P10,R11,R10	phiPD1,phiPD2,phiPD3,phiPD4,	D image zone clocks
H15,H1	phiTA,phiTB	Transfer gate from the image zone to the readout registers A and B respectively
A2,R14	VDEA,VDEB	Shield drain
A3,A8,A13,A14,B3,B8, B13,G1,G15,J1,J15,P3, P8,P13,R2,R3,R8,R13	VSS	Substrate bias

13. Preliminary image grade specifications

Image quality grades are available :

- Grade H, ordering code TH7899MCRH
- Grade T, ordering code TH7899MCRT
- Grade E, ordering code TH7899MCRE

Those image quality grades are guaranteed at +25°C and provides a good image for applications at ambient temperature. Operating temperature range: 0°C to +70°C.

BI.EMISH DEFINITION

– Column:

It is one-pixel wide and ≥ 7 pixel high defect whose height is constant with light level.

– Blemish:

There are usually three types of blemishes:

- White defect, dependent on temperature, as dark signal: its amplitude doubles for every 8 to 10°C temperature rise,
- Black defect, not dependent on temperature, but whose amplitude is proportional to the mean output voltage

White defects are specified in darkness, at +25°C.

Black defects are specified under illumination, as a percentage of mean illumination up to VSAT/2 min independently of temperature.

Traps are specified as defects (white + black) in darkness, at +25°C.

IMAGE GRADE SPECIFICATIONS

α is the amplitude of video signal of blemishes

Eg: $20\% < \alpha$.

For amplitude $< 20\%$, pixel is not a blemish

Z1 is a square area, whose side is half of the height of the image zone, centered in the image zone

Z2 is the rest of the image zone

Image grade is measured on VOS output signal, with 4 outputs operating mode (1s integration time in darkness, 100kHz vertical frequency and 5 MHz horizontal frequency)

Illumination conditions: 3200K Halogen lamp + BG38 filter + F/3.5

• H.GRADE

Type (White or Black)	Z1		Z1 +Z2	
	White defects in darkness at 25°C	Defects at VSAT/2	White defects in darkness at 25°C	Defects at VSAT/2
Pixels affected by blemishes	30		150	
Area maximum (pixels)	2x2		2x2	
Amplitude α	$\alpha > 40\text{mV}$	$20\% < \alpha $	$\alpha > 40\text{mV}$	$20\% < \alpha $
Column number maximum	0	0	0	0
Amplitude α	$\alpha > 2\text{mV}$	$10\% < \alpha $	$\alpha > 2\text{mV}$	$10\% < \alpha $

• T.GRADE

Type (White or Black)	Z1		Z1 +Z2	
	White defects in darkness at 25°C	Defects at VSAT/2	White defects in darkness at 25°C	Defects at VSAT/2
Pixels affected by blemishes	150		600	
Area maximum (pixels)	2x2		2x2	
Amplitude α	$\alpha > 40\text{mV}$	$20\% < \alpha $	$\alpha > 40\text{mV}$	$20\% < \alpha $
Column number maximum	0	5	0	20
Amplitude α	$\alpha > 2\text{mV}$	$10\% < \alpha $	$\alpha > 2\text{mV}$	$10\% < \alpha $

• E.GRADE

Type (White or Black)	Z1		Z1 +Z2	
	White defects in darkness at 25°C	Defects at VSAT/2	White defects in darkness at 25°C	Defects at VSAT/2
Pixels affected by blemishes	600		2000	
Area maximum (pixels)	5x5		5x5	
Amplitude α	$\alpha > 40\text{mV}$	$20\% < \alpha $	$\alpha > 40\text{mV}$	$20\% < \alpha $
Column number maximum	3	10	10	40
Amplitude α	$\alpha > 2\text{mV}$	$10\% < \alpha $	$\alpha > 2\text{mV}$	$10\% < \alpha $

NOTE :

Information furnished is believed to be accurate and reliable. However THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES products are not authorized for use as critical components in life support devices or systems without express written approval from THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES. © 1998 THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - Printed in France - All rights reserved.

This product is manufactured by THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - 38521 SAINT-EGREVE / FRANCE.

For further information please contact : THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - Route Départementale 128 - B.P. 46 - 91401 ORSAY Cedex / FRANCE - Tél. : (33)(0) 1.69.33.00.00 / Téléfax : (33)(0) 1.69.33.03.21.
E-mail : lafrique@tcs.thomson.fr - Internet : <http://www.tcs.thomson-csf.com>