

PIN DESCRIPTION

Pin n°	Symbol	Designation
1	VOS1	Output 1 (odd pixels)
2	VDR1	Reset DC bias (output 1)
3	VS1	Amplifier source bias (output 1)
4	Φ_{R1-2}	Reset clock (outputs 1 and 2)
5, 9, 14, 15, 20, 24, 33, 37, 42, 43, 48, 52	VSS	Substrate bias (ground)
6, 34	VST	Pixel storage gate DC bias
7	Φ_{A1-2}	Antiblooming or/and exposure time control
8	VGS1-2	Output gate DC bias
10	Φ_{3A}	Register main transport clock
11	Φ_{1A}	Register main transport clock
12	Φ_{4A}	Register main transport clock
13	Φ_{2A}	Register main transport clock
16	Φ_{2C}	Register main transport clock
17	Φ_{4C}	Register main transport clock
18	Φ_{1C}	Register main transport clock
19	Φ_{3C}	Register main transport clock
21	Φ_{P3-4}	Transfer clock
22	VA3-4	Antiblooming diode bias
23	Φ_{LS3-4}	Register end transport clock
25	VDD3-4	Amplifier drain supplies (outputs 3, 4)
26	VS3	Amplifier source bias (output 3)
27	VDR3	Reset DC bias (output 3)

Pin n°	Symbol	Designation
28	VOS3	Output 3 (odd pixels)
29	VOS4	Output 4 (even pixels)
30	VDR4	Reset DC bias (output 4)
31	VS4	Amplifier source bias (output 4)
32	Φ_{R3-4}	Reset clock (outputs 3 and 4)
35	Φ_{A3-4}	Antiblooming or/and exposure time control
36	VGS3-4	Output gate DC bias
38	Φ_{3D}	Register main transport clock
39	Φ_{1D}	Register main transport clock
40	Φ_{4D}	Register main transport clock
41	Φ_{2D}	Register main transport clock
44	Φ_{2B}	Register main transport clock
45	Φ_{4B}	Register main transport clock
46	Φ_{1B}	Register main transport clock
47	Φ_{3B}	Register main transport clock
49	Φ_{P1-2}	Transfer clock
50	VA1-2	Antiblooming diode bias
51	Φ_{LS1-2}	Register end transport clock
53	VDD1-2	Amplifier drain supplies (outputs 1, 2)
54	VS2	Amplifier source bias (output 2)
55	VDR2	Reset DC bias (output 2)
56	VOS2	Output 2 (even pixels)

Pins Φ_{A1-2} , VGS1-2, Φ_{P1-2} , VA1-2, Φ_{LS1-2} , VDD1-2, Φ_{R1-2} and respectively,

Φ_{A3-4} , VGS3-4, Φ_{P3-4} , VA3-4, Φ_{LS3-4} , VDD3-4, Φ_{R3-4} are not connected together inside the package.

Two Pins VST connected together inside the package.

DESCRIPTION

TH 7834C high resolution linear array consists of 12 000 useful pixel photosensitive line, associated with four CCD shift registers and four output amplifiers. Transfer gates on both sides of the photosensitive line enable delivery of charges, respectively :

- on one side, charge accumulated by odd pixels (1, 3, 5... 11 999), to CCD shift registers A and C,
- on the other side, charge accumulated by even pixels (2, 4, 6... 12 000), to CCD shift registers B and D.

Shift registers 1 and 2 collect charges generated by one half of the photosensitive line (pixel 1 to 6 000), whereas shift registers 3 and 4 collect charges generated by the second half of the photosensitive line (pixels 12 000 to 6 001).

The four CCD shift registers have separated clocks. The output signal can be, then, delivered simultaneously or sequentially on the four outputs.

The four CCD shift registers are designed with 4 separated gates. According to the gate connection, the signal can be read through 2 or 4 output amplifiers.

According to gate connection, 2 or 4 output operating mode can be chosen. In the 4 output operating mode, signals associated to the end pixels of the array (either pixels n° 1, 2 or pixels n° 11 999, 12 000) are delivered first in time and signals corresponding to the center of the line (pixels n° 5 999, 6 000 and 6 001, 6 002) are delivered last in time. Thus, external circuitry and processing are needed to combine the four video outputs and to restore the normal order of the pixels in accordance with their spatial distribution on the photosensitive line.

Terminal stages for every CCD shift registers have separate clock control inputs in order to speed up the final charge to voltage conversion and reduce the video output settling time.

Antiblooming and exposure time control functions are provided.

Symmetrical TH 7834 package PIN OUT allow to inverted pin 1 and 56 positions without damage.

To obtained optimal operating mode, separated driving circuits are recommended for each readout shift register (at least Φ_{LS} and Φ_R).




Figure 2 : Driving schematic.

Readout shift register clocking

All gates of the 4 CCD shift registers are separated, enabling two or four output readout modes.

To select 2 or 4 outputs operating mode, register main transport gates must be connected as described here after :

– 4 outputs mode :

$$VOS1 : \Phi_{L1} = \Phi_{2A} + \Phi_{3A} ; \Phi_{L2} = \Phi_{1A} + \Phi_{4A}$$

$$VOS2 : \Phi_{L1} = \Phi_{2B} + \Phi_{3B} ; \Phi_{L2} = \Phi_{1B} + \Phi_{4B}$$

$$VOS3 : \Phi_{L1} = \Phi_{2C} + \Phi_{3C} ; \Phi_{L2} = \Phi_{1C} + \Phi_{4C}$$

$$VOS4 : \Phi_{L1} = \Phi_{2D} + \Phi_{3D} ; \Phi_{L2} = \Phi_{1D} + \Phi_{4D}$$

– 2 output mode : VOS1 and VOS2 :

$$VOS1 : \Phi_{L1} = \Phi_{2A} + \Phi_{3A} + \Phi_{1C} + \Phi_{2C}$$

$$\Phi_{L2} = \Phi_{1A} + \Phi_{4A} + \Phi_{3C} + \Phi_{4C}$$

$$VOS2 : \Phi_{L1} = \Phi_{2B} + \Phi_{3B} + \Phi_{1D} + \Phi_{2D}$$

$$\Phi_{L2} = \Phi_{1B} + \Phi_{4B} + \Phi_{3D} + \Phi_{4D}$$

– 2 output mode : VOS3 and VOS4 :

$$VOS3 : \Phi_{L1} = \Phi_{1A} + \Phi_{2A} + \Phi_{2C} + \Phi_{3C}$$

$$\Phi_{L2} = \Phi_{3A} + \Phi_{4A} + \Phi_{1C} + \Phi_{4C}$$

$$VOS4 : \Phi_{L1} = \Phi_{1B} + \Phi_{2B} + \Phi_{2D} + \Phi_{3D}$$

$$\Phi_{L2} = \Phi_{3B} + \Phi_{4B} + \Phi_{1D} + \Phi_{4D}$$

NOTE : In 2 output mode, the unused outputs can be connected as following :

$$- \Phi_{LS} = \Phi_R = V_{GS} = 0V$$

$$- 10V \leq V_{DR} \leq 15V$$

$$- V_{DD} = 15V$$

– V_S not connected in order to cancel unused output amplifiers power consumption.

ABSOLUTE MAXIMUM RATINGS

Storage temperature – 55°C to + 150°C

Operating temperature..... 0°C to + 70°C

Thermal cycling 15°C/mm

Maximum voltage :

– Pins : 4, 6, 7, 8, 10, 11, 12, 13, 16, 17, 18, 19, 21, 23, 32, 34, 35, 36, 38, 39, 40, 41, 44, 45, 46,
47, 49, 51 – 0.3 V to + 15 V

– Pins : 2, 3, 22, 25, 26, 27, 30, 31, 50, 53, 54, 55 – 0.3 V to + 15.5 V

– Pins : 5, 9, 14, 15, 20, 24, 33, 37, 42, 43, 48, 52 Ground 0 V

Stresses above those listed under absolute maximum ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGE

Operating range defines the temperature limits between which the functionality is guaranteed : 0°C to 70°C.

OPERATING PRECAUTIONSShorting the video outputs to V_{SS} or V_{DD} , even temporarily, can permanently damage the output amplifiers.**OPERATING CONDITIONS - T = 25°C****Table 1 - DC characteristics**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Output amplifier drain supply	V_{DD1-2} , V_{DD3-4}	14.5	15	15.5	V
Substrate voltage	V_{SS}	0	0		V
Reset DC bias	V_{DR1} , V_{DR2} , V_{DR3} , V_{DR4}		V_{DD} – 0.5		V
Output amplifier source bias	V_{S1} , V_{S2} V_{S3} , V_{S4}		0		V
Output gate DC bias	V_{GS1-2} , V_{GS3-4}	2.2	2.4	2.6	V
Photosensitive zone DC bias	V_{ST}	3.5	4	4.5	V
Antiblooming diode bias	V_{A1-2} , V_{A3-4}	14	14.5	15	V
Note : If no exposure time control is required, Φ_{A1-2} and Φ_{A3-4} must be connected to an adjustable DC bias (see Figure 7). Typical current in V_{DR} , $V_A < 10\mu A$; in V_{GS} , $V_{ST} < 1\mu A$.					

TIMING DIAGRAM




Figure 3 : Line timing diagram.

- Minimum exposure time : $T_i \text{ min} = \text{readout time.}$
 For data rate of 5 MHz : $T_i \text{ min} = \frac{3043}{5 \text{ MHz}} = 608.6 \mu\text{s}.$

NOTE : It is better to clean the shift registers (with running clocks) and not to stop clocking them after readout time.

- Each video line in four output operating mode consists in :
 - 30 inactive pre-scan, (not connected to pixels)
 - 6 dark references,
 - 4 isolation elements, (inactive, not connected to pixels)
 - 3 non useful pixels,
 - 3 000 useful pixels of the line.

N = number of pixel periods (T_p) during readout period (see Figure 5).

Four output operating mode : $N \geq 3\ 043$

Two output operating mode : $N \geq 6\ 086$

(Φ_{LS} can be clocked during the line blanking).




Figure 4 : Detailed timing diagram for transfer from photosite to register.




Figure 5 : Detailed pixel timing diagram.

T_P = Pixel period.

- Rise and fall time : Φ_{R1-2}, Φ_{R3-4} : 5 % of T_P (min. 5 ns),
- $\Phi_{LS1-2}, \Phi_{LS3-4}$: 5 % of T_P (min. 5 ns),
- Φ_{L1}, Φ_{L2} : 25 % of T_P (min. 30 ns),
- Φ_{P1-2}, Φ_{P3-4} : 100 ns (min. 20 ns).

Cross over of complementary clocks (Φ_{L1} and Φ_{L2}) preferably at 50 % of their amplitude.

- NOTE :** Generally, the difference between the floating diode level and signal level is the sum of several signals :
- Register clock feedthrough
 - Average CCD register dark signal proportional to CCD clock period, mode, temperature
 - Pixel dark signal (depending upon temperature and exposure time)
 - Pixel signal under illumination

Table 2




Signals	Elements	Inactive prescan	Dark references	Isolation elements	Non useful pixels	Useful pixels
Register clock feedthrough		X	X	X	X	X
Average CCD register dark signal		X	X	X	X	X
Pixel dark signal			X		X	X
Pixel signal under illumination					X	X

Table 3 - Drive clock voltage swings

Parameter	Symbol	Logic	Value			Unit
			Min.	Typ.	Max.	
Register main transport clock (see Note)	Φ_{L1}, Φ_{L2}	High	8.5	9	11	V
		Low	0	0.4	0.6	V
Register end transport clock (see Note)	$\Phi_{LS1-2}, \Phi_{LS3-4}$	High	8.5	9	11	V
		Low	0	0.2	0.4	V
Antiblooming (low level) and exposure time control (high level) (see Note)	Φ_{A1-2}, Φ_{A3-4}	High	9.5	10	10.5	V
		Low	0	To be adjusted		V
Reset clock (see Note)	Φ_{R1-2}, Φ_{R3-4}	High	10.5	11	12.5	V
		Low	0	1.5	2	V
Transfer clock (see Note)	Φ_{P1-2}, Φ_{P3-4}	High	10.5	11	11.5	V
		Low	0	0.4	0.6	V

Note : Transients under 0.0 V in the clock pulses will lead to charge injection, causing a localized increase of the dark signal. If such spurious negative transients are present, they can be removed by inserting a serial resistor of appropriate value (typically 20 to 100 Ω) at the relevant driver output.

Table 4 - Drive clock capacitances and operating frequencies - see Note

Symbol	Function / clock	Capacitive network	Total	Max. frequency
Φ_{L1}, Φ_{L2}	Register main transport clock		$\Phi_{L1} : 570 \text{ pF}$ $\Phi_{L2} : 640 \text{ pF}$ for one CCD (see Note)	10 MHz
$\Phi_{LS1-2}, \Phi_{LS3-4}$	Register end transport clock		$\leq 50 \text{ pF}$ per phase	10 MHz
Φ_{P1-2}, Φ_{P3-4}	Transfer clock		80 pF per phase	Pulse duration $\geq 2 \mu\text{s}$ Period : $\geq 608.6 \mu\text{s}$ (4 outputs mode)
Φ_{A1-2}, Φ_{A3-4}	Antiblooming and exposure time control		100 pF per phase	
Φ_{R1-2}, Φ_{R3-4}	Reset clock		$\leq 50 \text{ pF}$ per phase	10 MHz

Note : For 1/4 of total CCD register.

Table 5 - Static and dynamic electrical characteristics

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
DC output level (Pins : 1, 28, 29, 56)	V_{ref}		10		V	
Output impedance (Pins : 1, 28, 29, 56)	Z_S		400	600	Ω	
Maximum data output frequency per channel	$F_S \text{ max}$	10			MHz	Note 1
Input current on active pins 4, 6, 7, 8, 10, 11, 12, 13, 16, 17, 18, 19, 21, 23, 32, 34, 35, 36, 38, 39, 40, 41, 44, 45, 46, 47, 49, 51	I_e		$\ll 1$	2	μA	$V_{in} = 15 \text{ V}$ with all other pins = 0 V
Amplifier drain supply current (per V_{DD})	I_{DD1-2}, I_{DD3-4}		10	16	mA	$V_{DD} = 15 \text{ V}$
Static power dissipation (per V_{DD})	P_{D1-2}, P_{D3-4}		165	240	mW	

Note 1 : The minimum clock frequency is limited by the dark signal increase.

ELECTROOPTICAL PERFORMANCE

- General measurement conditions : $T_c = 25^\circ\text{C}$; $T_i = 1 \text{ ms}$; $F\Phi_{LA}$, $F\Phi_{LB}$, $F\Phi_{LC}$, $F\Phi_{LD} = 5 \text{ MHz}$, readout through 4 outputs.
- Light source : tungsten filament lamp (2 854 K) + BG 38 filter (2 mm thick) + F/3.5 aperture.
The BG 38 filter limits the spectrum to 700 nm. In these conditions, $1 \mu\text{J}/\text{cm}^2$ corresponds to 3.5 lux.s.
- Typical operating conditions (see Tables 1, 2, 3 and 4).
First and last pixels of the photosensitive line, as well as reference elements, are excluded from the specification.
- Test without antiblooming, except for AE max.

Table 6 - Electrooptical performance

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
Saturation output voltage with antiblooming OFF	V_{SAT}	2	3		V	Notes 1, 2 and 3
Saturation exposure	E_{SAT}		0.6		$\mu\text{J}/\text{cm}^2$	
Responsivity	R	3.5	5		$\text{V}/\mu\text{J}/\text{cm}^2$	
Photo response non uniformity excluding single defects	PRNU		± 6	± 10	$\% \overline{VOS}$	$\overline{VOS} = 1.0 \text{ V}$ Note 4
Contrast transfer function at Nyquist frequency (77 lp/mm)	CTF					
at 500 nm			75		%	$\overline{VOS} = 1.5 \text{ V}$
at 600 nm			62		%	For white level
at 700 nm			47		%	
Temporal noise in darkness (rms)			300		μV	Note 5
Dynamic range (relative to rms noise)	DR		10 000			
Pixel average dark signal	V_{DS}		110	250	$\mu\text{V}/\text{ms}$	Note 6
Dark signal non uniformity	DSNU		90	400	$\mu\text{V}/\text{ms}$	Peak to peak Note 6
Register single stage transfer efficiency	$1 - \epsilon$	0.99998	0.999998			$\overline{VOS} = 1 \text{ V}$
Lag (vertical charge transfer efficiency)	VCTE		0,1	0,5	%	Note 7
Antiblooming efficiency	AE max		<1	15	mV	Note 8

Note 1 : Value measured with respect to zero reference level.

Note 2 : Conversion factor is typically : $6 \mu\text{V}/e^-$.

Note 3 : Without antiblooming : $\Phi_{A1-2} = \Phi_{A3-4} = 0 \text{ V}$.

Note 4 : \overline{VOS} = average output voltage ; PRNU for each output, in 4 output operating mode.

Note 5 : Measured in Correlated Double Sampling (C.D.S) mode.

Note 6 : V_{DS} and DSNU vary with temperature.

Note 7 : Residual signal after line readout, at $\overline{VOS} = 1 \text{ V}$.

Note 8 : Line acquisition with Phi-A at high level.

AE max = maximum signal along the line (to test all the antiblooming sites).




Figure 6 : Typical spectral responsivity.




Figure 7 : V_{SAT} versus Φ_A low level. Typical curve.

EXPOSURE TIME REDUCTION (see figure 8)

TH 7834 allows a reduction in the exposure time without changing the readout time. It thus provides a function which is equivalent to an optical iris.

The exposure time reduction consists in increasing the Φ_A gate bias in order to remove continuously, during period 2, the photoelectrons from the pixel and to inject them into the antiblooming diode V_A . When Φ_A returns to the normal bias (1), electrons are integrated in the pixel.

Only excess electrons are evacuated into V_A (blooming control). Thus, the actual integration time is t_i instead of T_i , without any change in the readout sequence. Register transfer and reset clocks (Φ_L , Φ_{LS} and Φ_R) must be pulsed during the T_i integration time.

Table 7

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Antiblooming diode bias	V_{A1-2}, V_{A3-4}	14	14.5	15	V
Antiblooming and expose time control	period 1		To be adjusted		V
	period 2	Φ_{A1-2}, Φ_{A3-4}	9.5	10	10.5





Figure 8 : Timing diagram for exposure time control.

NOTE : It is better to have Φ_A falling/rising edge outside the useful readout period.

OUTLINE DRAWING



NOTE : Antireflective window: reflection
 Less than 1% per side over 400 - 700 nm wavelength range
 All dimensions are in mm (except otherwise specified)

ORDERING CODE

The ordering code is : TH7834CCC-RB.

NOTE :

Information furnished is believed to be accurate and reliable. However THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES products are not authorized for use as critical components in life support devices or systems without express written approval from THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES. © 1998 THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - Printed in France - All rights reserved.

This product is manufactured by THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - 38521 SAINT-EGREVE / FRANCE.

For further information please contact : THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - Route Départementale 128 - B.P. 46 - 91401 ORSAY Cedex / FRANCE - Tél. : (33) (0) 1.69.33.00.00 / Téléfax : (33) (0) 1.69.33.03.21.
E-mail : lafrique@thomson.fr - <http://www.tcs.thomson-csf.com>