
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC01 August 1987



GENERAL DESCRIPTION

The TEA6100 is a FM/IF system circuit intended for microcomputer controlled radio receivers. The circuit includes highly sensitive analogue circuitry. The digital circuitry, including an I²C bus, controls the analogue circuitry and the AM/FM tuning and stop information for the microcomputer.

Features

- 4-stage symmetrical IF limiting amplifier
- Software selectable AM or FM input
- Symmetrical quadrature demodulator
- Single-ended LF output stage
- D.C. output level determined by the input signal
- Semi-adjustable AM and FM level voltage
- Multi-path detector/rectifier/amplifier circuitry
- 3-bit level information and 3-bit multi-path information

PACKAGE OUTLINE

20-lead DIL; plastic (SOT146); SOT146-1; 1996 August 13.



- Signal dependent 'soft' muting circuit; externally adjustable
- Reference voltage output (FM mode only)
- 8-bit AM/FM frequency counter with selectable counter resolution
- Possibility to measure the AM IF frequency at 460 kHz (250 Hz resolution) and 10,7 MHz (500 Hz resolution)
- Reference frequency can be directly connected to the reference frequency output of a frequency synthesizer (TSA6057, 40 kHz).

TEA6100

QUICK REFERENCE DATA


PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage		V _{P1} , V _{P2}	-	8,5	_	V
Supply current		$I_{P1} + I_{P2}$	_	35	_	mA
FM/IF sensitivity	-3 dB before					
	limiting	Vi	-	15	_	μV
Signal plus noise	$\Delta f = 75 \text{ kHz};$					
to noise ratio	$V_{I} = 10 \text{ mV}$	(S + N)/N	_	85	_	dB
Audio output voltage						
after limiting	∆f = 22,5 kHz	Vo	-	200	_	mV
AM suppression	V _{IFM} = 600 μV					
	to 600 mV;					
	m = 0,3	AMS	-	60	_	dB
Frequency counter						
sensitivity						
AM	pin 19,					
	f = 10,7 MHz	V _{i(AM)}	_	45	_	μV
	f = 460 kHz	V _{i(AM)}	-	20	_	μV
FM	pin 18,					
	f = 10,7 MHz	V _{i(FM)}	_	45	_	μV
Resolution of the	reference					
frequency counter	frequency of					
	40 kHz;					
AM	IF = 460 kHz	f _s (AM)	-	250	-	Hz
	IF = 10,7 MHz	f _s (AM)	-	500	_	Hz
FM		f _s (FM)	-	6,4	_	kHz

Philips Semiconductors

Product specification

FM/IF system and microcomputer-based tuning interface

TEA6100



August 1987

4

TEA6100

PINNING

1 2 3 4 5 6 7 8 9 10 11 12 13 13 14	V _{P1} MUTE IN LA OUT RT/A IN RT/A OUT F _{ref} DGND V _{P2} SCL SDA LF OUT Q-DET Q-DET LADJ V _{ref}	analogue supply voltage mute input level amplifier output rectifier/amplifier input rectifier/amplifier output reference frequency input digital ground digital supply voltage serial clock line; l ² C bus serial data line; l ² C bus audio output signal phase shift for quadrature detector phase shift for quadrature detector level amplifier adjustment reference voltage	Vp1 1 MUTE IN 2 LA OUT 3 RT/A IN 4 RT/A OUT 5 Fref 6 DGND 7 Vp2 8 SCL 9 SDA 10	TEA6100	20 AGND 19 INPUT 2 18 INPUT 1 17 FB DEC 16 FB DEC 15 V _{ref} 14 LADJ 13 Q-DET 12 Q-DET 11 LF OUT
15 16	V _{ref} FB DEC	-	SDA 10		11 LF OUT
		decoupled feedback	L L	729683	8
17	FB DEC	decoupled feedback		,20000	•
18	INPUT 1	FM/AM IF input			
19	INPUT 2	AM/FM IF input	Fig.2	Pinning diagr	am.
20	AGND	analogue ground			

FUNCTIONAL DESCRIPTION (see Figs 1 and 16)

The IF amplifier consists of four balanced limiting amplifier stages, two separate inputs (AM and FM) and one output. Software programming (see Table 2; Figs 4 and 5) allows the input signals (AM/FM) to be inserted on either input (pin 18 or 19). The output drives the frequency counter and via the mute stage, drives the quadrature detector. The output of the quadrature detector is applied to an audio stage (which has a single-ended output). The AM/FM level amplifier, which is driven by 5 IF level detectors, generates a signal dependent d.c. voltage. The level output voltage is used internally to control the mute stage and, if required, the signal can be used externally to control the stereo channel separation and frequency response of a stereo decoder. The signal is also feed to the analogue-to-digital converter (ADC). Due to the front-end spread in the amplification, the level voltage is made adjustable (LADJ, pin 14). The level voltage amplifier controls the mute stage and this insures the –3 dB limiting point remains constant, independent of the front-end spread. AM and FM mode have different front-end circuitry, therefore LADJ must be adjustable for both inputs.

The output voltage of the level amplifier is dependent upon the field strength of the input signal. The multi-path of the FM signal exists in the AM modulation of the input signal. The following method is used to determine the level information and the amount of multi-path (as a DC voltage):

- the IF level detector detects the multi-path and feds the signal, via the level amplifiers, to the external bandpass filter (pin 3) and ADC1
- the signal is then fed to an internal rectifier
- the rectified signal is then fed to an amplifier, so at pin 5 the DC level information is externally available and internally used by ADC2

In the FM mode, the DC information concerning the multi-path is available at pin 5 and the level information is available at pin 3.

August 1987

TEA6100

In the AM mode, the level information at pin 3 cannot be directly used owing to AM modulation on the output signal of the level amplifier. This signal requires filtering, which is achieved by the following method:

- the multiplexer is switched to a position which causes the signal to be applied to the attenuator
- after attenuation the signal is fed to an amplifier (the resultant gain of attenuator and amplifier is unity), after amplification the signal is filtered by an internal resistor and external capacitor
- after filtering the signal is applied to ADC2 and is externally available

In AM mode pin 5 contains the level information.

The voltages on pin 3 and 5 are converted into two 3-bit digital words by the ADC, which can then be read out by the $I^{2}C$ bus. The meaning of the 3- bit words is shown in Table 1.

 Table 1
 3-bit words

WORD		POSITION
WORD	FM	АМ
1	multipath	level without modulation
2	level	level with modulation

The FM modulated signal is converted into an audio signal by the symmetrical quadrature detector. The main advantage of such a detector is that it requires few external components.

An FM signal requires good AM suppression, and as a result, the IF amplifiers must act as limiters. To achieve good suppression on small input signals the IF amplifiers must have a high gain and thus a high sensitivity. High sensitivity is an undesirable property when used in car radio applications, this problem is solved by having an externally adjustable mute stage to control the overall sensitivity of the device.

The IF mute stage is controlled by the level amplifier (soft muting) and is only active in FM mode. If the input falls below a predetermined level, the mute stage becomes active. To avoid the 'ON/OFF' effect of the audio signal due to fluctuations of the input signal, the mute stage is activated rapidly but de-activated slowly. The mute stage is de-activated slowly, via a current source and an external capacitor at pin 2, to avoid aggressive behaviour of the audio signal. It is possible to adjust the '-3 dB limiting point' of the audio output via the level voltage due to the level signal being externally adjustable. If hard muting is required then pin 2 must be switched to ground.

The 8-bit counter allows accurate stop information to be obtained, because exact tuning is achieved when the measured frequency is equal to the centre frequency of the IF filter.

To measure the input frequency, the number of pulses which occur in a defined time must be counted. This defined time is refered to as 'window'. A wide window indicates a long measuring time and therefore a high accuracy. The counter resolution is defined as Hertz per count. Due to the TEA6100 having to measure the IF frequencies of AM and FM, the counter resolution must be adjustable (different channel spacing). The counter resolution depends on the setting of dividers 1 (N1), divider 2 (N2) and the reference frequency (F_{ref}). The divider ratios of N1 and N2 are controlled by software (see section PROGRAMMING INFORMATION). In Table 3 the window and counter resolution has been calculated for a reference frequency of 40 kHz. The accuracy is controlled by bit 7 of the input word. Although the resolution is the same for bit 7 = logic 0 and bit 7 = logic 1, the width of the window doubles when bit 7 = logic 1.

- bit 7 = 0, accuracy = \pm counter resolution
- bit 7 = 1, accuracy = $\pm \frac{1}{2}$ counter resolution

TEA6100

Communication between TEA6100 and the microcomputer is via a two wire bidirectional I²C bus. The power supply lines are fully isolated to avoid cross talk between the digital and analogue parts of the circuit.




Table 2 Input bits


BIT	FUNCTION	LOGIC 0	LOGIC 1	SEE Fig.5 AND 6
1	reference frequency	32 kHz	40 kHz	A
2	IF mode	AM	FM	В
3	IF input	pin 19	pin 18	С
4	counter input	460 kHz	10,7 MHz	D
5	counter mode	AM	FM	E
6	resolution	divide by 8	divide by 1	F
7	accuracy	LOW	HIGH	G
8	test mode	OFF	ON	н

Philips Semiconductors

Product specification

FM/IF system and microcomputer-based

TEA6100




August 1987

ω

TEA6100


FM/IF system and microcomputer-based tuning interface



Product specification

FM/IF system and microcomputer-based

TEA6100



_

August 1987

TEA6100

FM/IF system and microcomputer-based tuning interface

POSITION OF SWITCH ADEFG	WINDOW (ms)	COUNTER RESOLUTION Hz / COUNT	IF FREQUENCY (kHz)	READ OUT BY IF FREQUENCY (HEX)	RANG	RANGE (kHz)	
					MIN.	MAX.	
00000	25,6	39,1	460,0	4F	456,914	466,875	
10000	32,0	31,3	460,0	CF	453,531	461,500	
00001	51,2	39,1	460,0	4F	456,914	466,875	
10001	64,0	31,3	460,0	CF	453,531	461,500	
00100	128,0	1000,0	460,0	C3	265,000	520,000	
10100	160,0	800,0	460,0	36	416,800	620,800	
00101	256,0	1000,0	460,0	C3	256,000	520,000	
10101	320,0	800,0	460,0	36	416,800	620,800	
00010	3,2	312,5	460,0	0F	455,312	535,000	
10010	4,0	250,0	460,0	7F	428,250	492,000	
00011	6,1	312,5	460,0	0F	455,312	535,000	
10011	8,0	250,0	460,0	7F	428,250	492,000	
00110	16,0	8000,0	460,0	30	76,000	2116,000	
10110	20,0	6400,0	460,0	3F	56,800	1688,800	
00111	32,0	8000,0	460,0	30	76,800	2116,000	
10111	40,0	6400,0	460,0	3F	56,800	1688,800	
01000	25,6	625,0	10700,0	2F	10670,625	10830,000	
11000	32,0	500,0	10700,0	E7	10584,500	10712,000	
01001	51,2	625,0	10700,0	2F	10670,625	10830,000	
11001	64,0	500,0	10700,0	E7	10584,000	10712,000	
01100	128,0	1000,0	10700,0	C3	10505,000	10760,000	
11100	160,0	800,0	10700,0	36	10656,800	10860,800	
01101	256,0	1000,0	10700,0	C3	10505,000	10760,000	
11101	320,0	800,0	10700,0	36	10656,800	10860,000	
01010	3,2	5000,0	10700,0	AB	9845,000	11120,000	
11010	4,0	4000,0	10700,0	C2	9924,000	10944,000	
01011	6,4	5000,0	10700,0	AB	9845,000	11120,000	
11011	8,0	4000,0	10700,0	C2	9924,000	10944,000	
01110	16,0	8000,0	10700,0	30	10316,000	12356,000	
11110	20,0	6400,0	10700,0	7F	9887,200	11519,200	
01111	32,0	8000,0	10700,0	30	10316,000	12356,000	
11111	40,0	6400,0	10700,0	7F	9887,200	11519,200	

 Table 3
 Possible window settings and counter resolutions with a 40 kHz reference frequency (see Figs 5 and 6)


RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

PARAMETER	CONDITIONS	SYMBOL	MIN.	MAX.	UNIT
Supply voltage	pins 1 and 8	V _{P1} , V _{P2}	0	13,2	V
Total power dissipation		P _{tot}	see Fig.	7	
Storage temperature range		T _{stg}	-65	+150	°C
Operating ambient temperature range		T _{amb}	-30	+85	°C

THERMAL RESISTANCE

From junction to ambient



DC CHARACTERISTICS (note)

V_{P1} = V_{P2} = 8,5 V; T_{amb} = 25°C; all currents positive into the IC; unless otherwise specified

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	pins 1 and 8	V _{P1} , V _{P2}	7,5	8,5	12	V
Supply current						
FM mode	V _{ADJ} > 2,4 V	I _{P1}	-	19	25	mA
AM mode	V _{ADJ} > 2,4 V	I _{P1}	-	15	25	mA
digital part		I _{P2}	-	16	23	mA
Power dissipation		Pd	-	280	_	mW

70 K/W

TEA6100

AC CHARACTERISTICS (note 1)

 V_P = 8,5 V; $V_{i(FM)}$ = 1 mV; f = 10,7 MHz; Δf = 22,5 kHz; f_m = 1 kHz; FM mode; unless otherwise specified

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
IF amplifier, quadrature detector and LF amplifier output	pin 11					
Sensitivity	–3 dB before limiting;					
	inactive mute	V _{i(FM)}	_	15	30	μV
Sensitivity	S/N = 26 dB;					
	inactive mute	V _{i(FM)}	_	12	_	μV
Signal plus noise	$V_{i(FM)} = 10 \text{ mV};$					
to noise ratio	bandwidth = 0,3 to					
	15 kHz;					
	$\Delta f = 75 \text{ kHz}$	(S + N)/N	-	85	-	dB
IF input range	AM suppression					
	> 40 db	V _{i(FM)}	-	0,09 to 1000	-	mV
Audio output						
voltage after						
limiting	∆f = 22,5 kHz	Vo	160	200	240	mV
Total harmonic						
distortion for						
single tuned						
circuit	$\Delta f = 75 \text{ kHz}$	THD	-	0,65	-	%
AM suppression	note 2; see Figs 8, 9 and 10;					
	$V_{i(AM)}$ range = 200 μ V					
	to 600 mV	AMS	-	60	-	dB
	$V_{i(AM)}$ range = 200 μ V					
	to 600 μV	AMS	-	55	-	dB
Supply voltage						
ripple rejection	200 Hz; 20 log (V _i / V _o)	SVRR	38	40	-	dB
IF counter inputs						
Frequency counter	minimum input voltage					
sensitivity	for a readout ±1 bit;					
FM mode	10,7 MHz	V _{i(FM)}	-	-	60	μV
AM mode	10,7 MHz	V _{i(AM)}	-	-	60	μV
AM mode	460 kHz	V _{i(AM)}	-	-	45	μV
Maximum input						
voltage		Vi	-	-	1	V

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
FM level performance	see Fig.11					
Output voltage						
adjustment range	$V_{i(FM)} = 0 V;$					
	pins 3 and 14	V _{LFM}	_	0,1 to 4,6	_	V
Maximum output						
voltage	pins 3 and 14	V _{LFM}	V _P -1,5	-	-	V
Adjustable gain	V _{i(FM)} /V _{ADJ}	G _{ADJ}	-	-2	-	dB
Level voltage slope	V _{ADJ} = 2,4 V;					
	V _{i(FM)} = 100 to 10 mV	S _{i(FM)}	1,4	1,6	1,8	V/dec ⁽⁶⁾
Output impedance						
of level amplifier	V _{LFM} > 1 V	Z _o	-	100	-	Ω
AM level	see Fig.12					
performance						
Output voltage						
adjustment range	$V_{i(AM)} = 0 V;$					
	pins 5 and 14	V _{LFM}	-	0,1 to 4,6	-	V
	$V_{i(AM)} = 10 \text{ mV};$					
	pins 5 and 14	V _{LAM}	6	-	-	V
Adjustable gain	V _{i(AM)} / V _{ADJ}	G _{ADJ}	-	-2	-	dB
Level voltage slope	V _{ADJ} = 2,4 V;					
	$V_{i(FM)} = 100 \text{ to } 10 \text{ mV}$	S _{i(AM)}	1,3	1,5	1,7	V/dec ⁽⁶⁾
IF soft muting	V _{LFM} ; pin 3;					
	see Fig.13					
Mute operating						
range		V _{LFM}	-	0,1 to 2,5	-	V
Mute voltage	-3 dB output					
	attenuation	V _{LFM}	1,20	1,45	1,75	V
Maximum muting	$V_{LFM} = 0,1 V$	V _{MUTE}	-	19	-	dB
IF hard muting	V _{MUTE} ; pin 2					
Mute voltage	-60 dB output					
	attenuation	V _{MUTE}	_	460	_	mV
Mute discharge						
current	V _{MUTE} = 1 V;					
	$V_{LEVEL} = 0 V;$					
	mute ON; pin 2	$+I_2$	_	270	-	μA
Mute charging	$V_{MUTE} = 0 V;$					
current	mute OFF	$-I_2$	_	1,5	_	μA


PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Rectifier/amplifier						
Input impedance	pin 4	Z _i	7	10	13	kΩ
Conversion gain	pins 4 and 5;					
AC to DC	bandwith = 100 Hz to					
	120 kHz;					
	20 log V _{O(MP)} (d.c.)/					
	V _{i(MP)} (a.c.)	G _A	-	30	_	dB
DC output voltage						
range		V _{O(MP)}	-	0,2 to 6	-	V
Output characteristics	see Fig.16; note 3					
Discharge current		Io	_	200	_	μA
Output ripple in	f _m = 200 Hz; m = 0,8;					
AM mode (peak-	$V_{i(AM)}$ range = 100 μ V					
to-peak value)	to 30 mV	V _{ripple}	_	300	400	mV
Multi-path output	see Figs 14 and 15; note 4					
Reference voltage	pin 15, FM only					
output						
Output voltage		V _{ref}	_	4,4	_	V
Output sink current		+I ₁₅	_	_	1,5	mA
Output impedance		Z ₀	_	_	10	Ω
Output charge						
current		-I ₁₅	5	_	_	mA
Output voltage	AM mode	V _{ref}	-	0	-	V
Output impedance	AM mode	Z ₀	-	14	-	kΩ
I ² C bus data format	see Fig.3 and 4; Table 2					
3-bit ADC	multi-path and level information, note 5					
Trip level LOW		V _{TL}	1,20	1,45	1,75	V
Trip level HIGH		V _{TH}	4,25	4,50	4,75	V
Reference frequency input	pin 6					
Reference range		F _{ref}	_	_	40	kHz
Input voltage LOW		V _{IL}	_	_	0,4	V
Input current HIGH			5	_	_	μA


Notes


- 1. All characteristics are measured from the circuit shown in Fig.16.
- 2. Conditions for this parameter are: 20 log V_{o(FM)}; m = 0,3 or 20 log V_{o(AM)}; m = 0,3.
- 3. Voltage source followed by diode and resistor.
- 4. A DC shift can be achieved by connecting a 1,8 M Ω resistor between pin 4 and pin 15.


5. Step size between trip levels: $(V_{TH}-V_{TL})~/~6\pm0,07~V. \label{eq:theta}$


6. V/dec = voltage per decade.
























APPLICATION INFORMATION








Double tuned circuit



Alignment of the circuit is obtained with an IF input signal > 200μ V. Tuning the circuit is performed by, detuning L2, adjusting L1 to obtain a minimum distortion level and then adjusting L2 to obtain a minimum distortion level.



PROGRAMMING INFORMATION

Converting the read out of the counters into frequency

The counter resolution at the input is defined as:

• resolution = divider ratio of N2/window

For every increment of the counter the counted frequency increases relative to the resolution in Hertz, as shown in example:

• window = 20 ms; N2 = 128; IF frequency = 10,7 MHz; resolution = 128/0,02 = 6,4 kHz per count

The counter consists of 8 bits. Therefore, the maximum frequency range that can be counted is $256 \times \text{resolution} = 1,6384 \text{ MHz}$. In the example the frequency to be counted is 10,7 MHz, therefore, the counter will overflow (in the example above, 7 times). The real measured frequency is:

• f_{real} = (read out + overflow × 256) × resolution

The overflow indicates the off-set on the frequency scale which must be added to the read out. Due to the bandwidth of the IF filter, the frequencies at the input to the TEA6100 are known, for example:

IF filter for FM has a center frequency of 10,7 MHz and –3 dB bandwidth of 300 kHz. Only the frequencies of 10,7 MHz
 ± 150 kHz occur at the input of the TEA6100. For this reason it is not necessary to count the overflow.

The read out of the counter has to be translated into frequency. This translation depends upon the counter resolution. The preferred way to calculate the input frequency is to:

 calculate the read out of the target IF frequency. Compare this value with that of the measured read out and multiply the difference by the resolution.

The formulae for calculating the target IF read out and the resolution are as follows (A, D, E, F and G refer to the bits of the I²C bus input data as shown in Fig.3 and 4 and to the counter/timer block diagram shown in Fig.6. An, Dn, En, Fn and Gn are inverted values of the variables A, D, E, F and G. Table 3 shows the following formulae calculated for a reference frequency of 40 kHz):

- N1 = $(An \times 4 + A \times 5) \times (En \times 4 + E \times 5) \times 8 \times (2^{[E \times 2 + G \times 1]}) \times (F \times 1 + Fn \times 8)$
- Window (T) = N1/F_{ref}
- N2 = $(E \times 16 \times 8 + En \times [Dn \times 1 + D \times 16]) \times (G \times 2 + Gn \times 1)$
- Target decimal read out (TDEC) = T × (TIFF/N2 + (E × 247 + En × 79). TIFF is the symbol for target IF frequency
- Target read out hexadecimal (THEX), convert the target decimal read out to hexadecimal and use the 2 least significant digits (Do not use overflow value). The symbol for measured hexadecimal is MHEX
- Resolution (R) = N2/T
- Measured frequency $(F_I) = (TIFF) + R \times (MHEX THEX).$

Note

Care should be taken if TIFF + $\frac{1}{2}$ filter bandwidth is greater than the frequency for the read out of hexadecimal value FF, or if TIFF - $\frac{1}{2}$ filter bandwith is less than the frequency at read out for hexadecimal value 00.

Counter accuracy (AW and AN), with bit 7 (G) the accuracy can be chosen with the same resolution. If bit 7 is logic 1
the accuracy is HIGH and if bit 7 is logic 0 then the accuracy is LOW.

bit 7 = 0, AN = \pm (N2/T)

bit 7 = 1, AW = $\pm (\frac{1}{2} \times N2/T)$

TEA6100

Example


The example uses the following values:

TIFF = 10,7 MHz; accuracy = LOW (G = 0); F_{ref} = 40 kHz (A = 1); IF frequency = 10, 7 MHz (D = 1); resolution = N1 (F = 1) and counter mode = FM (E = 1) N1 = $(0 \times 4 + 1 \times 5) \times (0 \times 4 + 1 \times 5) \times 8 \times (2^{[1 \times 2 + 0 \times 1]}) \times (1 \times 1 + 0 \times 8) = 800$ T = 800/40 = 20 ms N2 = $(1 \times 16 \times 8 + 0 \times [1 \times 1 + 0 \times 16]) \times (0 \times 2 + 1 \times 1) = 128$ TDEC = $20 \times 10,7/128 + (1 \times 247 + 0 \times 79) = 1919$ THEX; 1919 is hexadecimal 77F and the least significant 2 digits are 7F, so THEX = 7 F R = 128/20 = 6400 Hz/count Assume the readout is '6E', the measured frequency will be: • F₁ = $10,7 + (6E - 7F) \times 6400 = 10,59$ MHz Assume the readout is '83', the measured frequency will be:

• $F_1 = 10,7 + (83 - 7F) \times 6400 = 10,726$

PACKAGE OUTLINE

DIP20: plastic dual in-line package; 20 leads (300 mil)



N	ote
	olu

inches

0.17

0.020

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.051

0.015

0.009

0.13

	OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
· ·	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
Ś	SOT146-1			SC603			-92-11-17 95-05-24

1.045

0.24

0.10

0.30

0.12

0.31

TEA6100

0.078

0.01

0.33

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact

with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
more of the limiting values of the device at these or at	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability.
Application information	
Whore application informati	on is given, it is advisory and does not form part of the specification

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.