HCT651 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE, INV.) HCT652 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE)

- HIGH SPEED
$f_{M A X}=60 \mathrm{MHz}$ (TYP.) AT Vcc $=5 \mathrm{~V}$
- COMPATIBLE WITH TTL OUTPUTS
$\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ (MIN.) AT $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ (MAX)
- LOW POWER DISSIPATION

Icc $=4 \mu \mathrm{~A}(\mathrm{MAX})$ AT TA $=25^{\circ} \mathrm{C}$

- OUTPUT DRIVE CAPABILITY

15 LSTTL LOADS

- SYMMETRICAL OUTPUT IMPEDANCE
$|\mathrm{loH}|=\mathrm{loL}=6 \mathrm{~mA}(\mathrm{mlN}$.)
- BALANCED PROPAGATION DELAYS ${ }^{\text {tpLH }}=$ tphL
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS651/652


## DESCRIPTION

M74HCT651/652 are high speed CMOS OCTAL BUS TRANSCEIVERS AND REGISTERS (3-STATE), fabricated in silicon gate $\mathrm{C}^{2} \mathrm{MOS}$ technology. They have the same high speed performance of LSTTL combined with true CMOS low power consumption. These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. Select AB and Select BA control pins are provided to select whether real-time or stored data is transfered. A low input level selects real-time data, and a high selects stored data. Data on the A or B bus, or both, can be stored in the intemal D flip-flops by low-to-high transitions at the appropriate clock pins (CLOCK AB or CLOCK BA) regardless of the select or enable control pins. When select AB and select BA are in the real-time transfer mode, it is also possible to store data without using the intemal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state. All inputs are equipped with protection circuits against static discharge and transient excess voltage.This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSCMOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL devices giving a reduction of power consumption.


## INPUT AND OUTPUT EQUIVALENT CIRCUIT



LOGIC DIAGRAM (HCT651)


Note: In case of 74HCT652 output inverter marked * at A bus and B bus are eliminated.
TIMING CHART


TRUTH TABLE
HCT652 (The truth table for HCT651 is the same as this, but with the outputs inverted)

| GAB | GBA | CAB | CBA | SAB | SBA | A | B | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | H |  |  |  |  | INPUTS | INPUTS | Both the $A$ bus and the $B$ bus are inputs |
|  |  | X | X | X | X | Z | Z | The output functions of the $A$ and $B$ bus are disabled |
|  |  | ऽ | $\Gamma$ | X | X | INPUTS | INPUTS | Both the $A$ and $B$ bus are used for inputs to the internal flip-flops. Data at the bus will be stored on low to high transition of the clock inputs |
| L | L |  |  |  |  | OUTPUTS | INPUTS | The A bus are outputs and the B bus are inputs |
|  |  | X* | X | X | L | L | L | The data at the B bus are displayed at the A bus |
|  |  |  |  |  |  | H | H |  |
|  |  | X* | $5$ | X | L | L | L | The data at the $B$ bus ar displayed at the $A$ bus. The data of the $B$ bus are stored to the internal flip-flop on low to high transition of th clock pulse |
|  |  |  |  |  |  | H | H |  |
|  |  | X* | X | X | H | Qn | X | The data stored to the internal flip-flop are dispayed at the A bus |
|  |  | X* | - | X | H | L | L | The data at the $B$ bus are stored to the internal flipflop on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the A bus |
|  |  |  |  |  |  | H | H |  |
| H | H |  |  |  |  | INPUTS | OUTPUTS | The $A$ bus are inputs and the $B$ bus are outputs |
|  |  | X | X* | L | X | L | L | The data at the $A$ bus are displayed at the $B$ bus |
|  |  |  |  |  |  | H | H |  |
|  |  | - | $\mathrm{X}^{*}$ | L | X | L | L | The data at the $A$ bus are displayed at the $B$ bus. The data of the A bus are stored to the internal flipflop on low to high transition of the clock pulse |
|  |  |  |  |  |  | H | H |  |
|  |  | X | X* | H | X | X | Qn | The data stored to the internal flip-flops are displayed at the $B$ bus |
|  |  | $\checkmark$ | $\mathrm{X}^{*}$ | H | X | L | L | the data at the A bus are stored to the internal flipflop on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the B bus |
|  |  |  |  |  |  | H | H |  |
| H | L |  |  |  |  | OUTPUTS | OUTPUTS | Both the A bus and the B bus are outputs |
|  |  | X | X | H | H | Qn | Qn | The data stored to the internal flip-flops are displayed at the A and B bus respactively |
|  |  | - | - | H | H | Qn | Qn | The output at the $A$ bus are displayed at the $B$ bus, the output at the $B$ bus are displayed at the $A$ bus respectively |
| X : DON'TCARE |  |  |  |  |  |  |  |  |
|  | IGH IM THE D HE DA E CLO | PEDAN | CE RED TO HEA AN UTS | O THE | NTERN | NAL FLIP-FLOP BE STORED | S BY MOST R TOTHE INTE | ECENT LOW TO HIGH TRANSITION OF THE CLOCK INPUTS RNAL FLIP-FLOPS ON EVERY LOWTO HIGH TRANSITION OF |

PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | CLOCK AB | A to B Clock Input (LOW to HIGH, Edge-Trigged) |
| 2 | SELECT AB | Select A to B Source Input |
| 3 | GAB | Direction Control Input |
| $4,5,6,7,8,9,10,11$ | A1 to A8 | A data Inputs/Outputs |
| $20,19,18,17,16,15,14,13$ | B1 to B8 | B Data Inputs/Outputs |
| 21 | $\overline{\text { GBA }}$ | Output Enable Input (Active LOW) |
| 22 | SELECT BA | Select B to A Source Input |
| 23 | CLOCK BA | B to A Clock Input (LOW to HIGH, Edge-Triggered) |
| 12 | GND | Ground (OV) |
| 24 | VCC | Positive Supply Voltage |

IEC LOGIC SYMBOLS


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 to +7 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | DC Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | DC Output Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC Output Source Sink Current Per Output Pin | $\pm 35$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{GND}}$ | DC VCC or Ground Current | $\pm 70$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | $500\left(^{*}\right)$ | mW |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (10 sec) | 300 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is notimplied.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 to 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{op}}$ | Operating Temperature: | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time $\left(\mathrm{V}_{\mathrm{CC}}=4.5\right.$ to 5.5 V$)$ | 0 to 500 | ns |

DC SPECIFICATIONS

| Symbol | Parameter | Test Conditions |  |  | Value |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vcc <br> (V) |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85{ }^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| VIH | High Level Input Voltage | $\begin{gathered} 4.5 \\ \text { to } \\ 5.5 \end{gathered}$ |  |  | 2.0 |  |  | 2.0 |  | V |
| VIL | Low Level Input Voltage | $\begin{gathered} 4.5 \\ \text { to } \\ 5.5 \end{gathered}$ |  |  |  |  | 0.8 |  | 0.8 | V |
| V OH | High Level Output Voltage | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}= \\ & \mathrm{V}_{\mathrm{IH}} \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\mathrm{l}_{0}=-20 \mu \mathrm{~A}$ | 4.4 | 4.5 |  | 4.4 |  |  |
|  |  |  |  | $\mathrm{l}=-6.0 \mathrm{~mA}$ | 4.18 | 4.31 |  | 4.13 |  | V |
| VoL | Low Level Output Voltage | 4.5 | $\begin{gathered} \mathrm{V}_{\mathrm{I}}= \\ \mathrm{V}_{\mathrm{IH}} \\ \text { or } \\ \mathrm{V}_{\mathrm{IL}} \end{gathered}$ | $\mathrm{l}=20 \mu \mathrm{~A}$ |  | 0.0 | 0.1 |  | 0.1 |  |
|  |  |  |  | $\mathrm{l}_{0}=6.0 \mathrm{~mA}$ |  | 0.17 | 0.26 |  | 0.33 | V |
| 1 | Input Leakage Current (*) | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  |  |  | $\pm 0.1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| l oz | 3 State Output Off State Current | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {cc }}$ or GND |  |  |  | $\pm 0.5$ |  | $\pm 5.0$ | $\mu \mathrm{A}$ |
| Icc | Quiescent Supply Current | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {cc }}$ or GND |  |  |  | 1 |  | 10 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | Additional worst case supply current | 5.5 | $\begin{gathered} \text { Per } \\ V_{1}= \\ V_{1} \\ \text { Other } \\ V_{C C} \end{gathered}$ | $\begin{aligned} & \text { Input pin } \\ & =0.5 \mathrm{~V} \text { or } \\ & \prime=2.4 \mathrm{~V} \end{aligned}$ <br> Inputs at c or GND |  |  | 2.0 |  | 2.9 | mA |

(*): Applicable only to GAB, $\overline{\mathrm{GBA}}, \mathrm{CAB}, \mathrm{CBA}, \mathrm{SAB}, \mathrm{SBA}$ input

AC ELECTRICAL CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions |  |  | Value |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vcc <br> (V) | $\begin{gathered} \mathrm{C}_{\mathrm{L}} \\ (\mathrm{pF}) \end{gathered}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85{ }^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\begin{aligned} & \mathrm{t}_{\text {tuh }} \\ & \mathrm{t}_{\text {THL }} \\ & \hline \end{aligned}$ | Output Transition Time | 4.5 | 50 |  |  | 7 | 12 |  | 15 | ns |
| tpLh <br> tphL | Propagation Delay Time (BUS - BUS) | 4.5 | 50 |  |  | 20 | 30 |  | 38 | ns |
|  |  | 4.5 | 150 |  |  | 25 | 38 |  | 48 | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphL } \end{aligned}$ | Propagation Delay Time (CLOCK - BUS) | 4.5 | 50 |  |  | 29 | 44 |  | 55 | ns |
|  |  | 4.5 | 150 |  |  | 34 | 52 |  | 65 | ns |
| $\overline{t p L H}$$\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay Time (SELECT - BUS) | 4.5 | 50 |  |  | 24 | 34 |  | 43 | ns |
|  |  | 4.5 | 150 |  |  | 29 | 42 |  | 53 | ns |
| $\begin{aligned} & \text { tpZL } \\ & \text { tpZH } \\ & \hline \end{aligned}$ | 3-State Output Enable Time (GAB, GBA - BUS) | 4.5 | 50 | $R_{L}=1 \mathrm{~K} \Omega$ |  | 22 | 33 |  | 41 | ns |
|  |  | 4.5 | 150 | $R_{L}=1 \mathrm{~K} \Omega$ |  | 27 | 41 |  | 51 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLZ}} \\ & \mathrm{t}_{\mathrm{PHZ}} \\ & \hline \end{aligned}$ | Output Disable Time (GAB, $\overline{\mathrm{GBA}}$ - BUS) | 4.5 | 50 | $R_{L}=1 \mathrm{~K} \Omega$ |  | 24 | 35 |  | 44 | ns |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 4.5 | 50 |  | 31 | 55 |  | 25 |  | MHz |
| tw(H) <br> tw(L) | Minimum Clock Pulse Width | 4.5 | 50 |  |  | 8 | 15 |  | 19 | ns |
| ts | Minimum Set-up Time | 4.5 | 50 |  |  | 3 | 10 |  | 13 | ns |
| th | Minimum Hold Time | 4.5 | 50 |  |  |  | 5 |  | 5 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  |  | 5 | 10 |  | 10 | pF |
| $\mathrm{C}_{1 / \mathrm{O}}$ | Bus Terminal Capacitance |  |  |  |  | 13 |  |  |  | pF |
| Cpd (*) | Power Dissipation Capacitance |  |  | HCT651 HCT652 |  | $\begin{aligned} & 38 \\ & 39 \\ & \hline \end{aligned}$ |  |  |  | pF |

(*) $C_{\text {PD }}$ is defined as the value of the IC's internal equivalent capadtance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operting current can be obtained by the following equation. $\mathrm{I}_{\mathrm{CC}}(\mathrm{opr})=\mathrm{C}_{\mathrm{PD}} \bullet \mathrm{V}_{\mathrm{CC}} \bullet \mathrm{f}_{\mathrm{IN}}+\mathrm{I}_{\mathrm{CC}} / 8$ (per Channel)

SWITCHING CHARACTERISTICS TEST CIRCUIT AND WAVEFORM


TEST WAVEFORM Icc (Opr.)


INPUT TRANSITION TIME IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.

## Plastic DIP24 (0.25) MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 |  | 0.63 |  |  | 0.025 |  |
| b |  | 0.45 |  |  | 0.018 |  |
| b1 | 0.23 |  | 0.31 | 0.009 |  | 0.012 |
| b2 |  | 1.27 |  |  | 0.050 |  |
| D |  |  | 32.2 |  |  | 1.268 |
| E | 15.2 |  | 16.68 | 0.598 |  | 0.657 |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 27.94 |  |  | 1.100 |  |
| F |  |  | 14.1 |  |  | 0.555 |
| I |  | 4.445 |  |  | 0.175 |  |
| L |  | 3.3 |  |  | 0.130 |  |



Rancholecrmones

## SO24 MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.10 |  | 0.20 | 0.004 |  | 0.007 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.013 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.012 |
| C |  | 0.50 |  |  | 0.020 |  |
| c1 | $45^{\circ}$ (typ.) |  |  |  |  |  |
| D | 15.20 |  | 15.60 | 0.598 |  | 0.614 |
| E | 10.00 |  | 10.65 | 0.393 |  | 0.420 |
| e |  | 1.27 |  |  | 0.05 |  |
| e3 |  | 13.97 |  |  | 0.55 |  |
| F | 7.40 |  | 7.60 | 0.291 |  | 0.299 |
| L | 0.50 |  | 1.27 | 0.19 |  | 0.050 |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use ascritical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A

