


## N-Channel Enhancement-Mode Transistor

### Product Summary


$V_{(BR)DSS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
100	0.040	40

TO-220AB



DRAIN connected to TAB

Top View



N-Channel MOSFET

### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current	$I_D$	40	A
		25	
Pulsed Drain Current	$I_{DM}$	160	A
Avalanche Current	$I_{AR}$	40	
Avalanche Energy	$E_A$	240	mJ
Repetitive Avalanche Energy <sup>a</sup>	$E_{AR}$	40	
Power Dissipation	$P_D$	125	W
		60	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Lead Temperature ( $1/16$ " from case for 10 sec.)	$T_L$	300	

### Thermal Resistance Ratings

Parameter	Symbol	Typical	Maximum	Unit
Junction-to-Ambient	$R_{thJA}$	80	1.0	$^\circ\text{C/W}$
Junction-to-Case	$R_{thJC}$			
Case-to-Sink	$R_{thCS}$	1.0		

Notes:

a. Duty cycle  $\leq 1\%$

# SMP40N10

**TEMIC**  
Semiconductors







## Specifications ( $T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ <sup>a</sup>	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	2.0		4.0	
Gate-Body Leakage	$I_{\text{GSS}}$	$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 80 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			25	
		$V_{\text{DS}} = 80 \text{ V}, V_{\text{GS}} = 0 \text{ V}, T_J = 125^\circ\text{C}$			250	$\mu\text{A}$
On-State Drain Current <sup>b</sup>	$I_{\text{D}(\text{on})}$	$V_{\text{DS}} = 5 \text{ V}, V_{\text{GS}} = 10 \text{ V}$	40			A
Drain-Source On-State Resistance <sup>b</sup>	$r_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10 \text{ V}, I_D = 25 \text{ A}$		0.030	0.040	
		$V_{\text{GS}} = 10 \text{ V}, I_D = 25 \text{ A}, T_J = 125^\circ\text{C}$		0.055	0.072	$\Omega$
Forward Transconductance <sup>b</sup>	$g_{\text{fs}}$	$V_{\text{DS}} = 15 \text{ V}, I_D = 25 \text{ A}$	15	20		S
<b>Dynamic</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}} = 0 \text{ V}, V_{\text{DS}} = 25 \text{ V}, f = 1 \text{ MHz}$		3000		pF
Output Capacitance	$C_{\text{oss}}$			750		
Reverse Transfer Capacitance	$C_{\text{rss}}$			150		
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{\text{DS}} = 50 \text{ V}, V_{\text{GS}} = 10 \text{ V}, I_D = 40 \text{ A}$		62	80	nC
Gate-Source Charge <sup>c</sup>	$Q_{\text{gs}}$			20	30	
Gate-Drain Charge <sup>c</sup>	$Q_{\text{gd}}$			26	35	
Turn-On Delay Time <sup>c</sup>	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50 \text{ V}, R_L = 1.25 \Omega$ $I_D \approx 40 \text{ A}, V_{\text{GEN}} = 10 \text{ V}, R_G = 5 \Omega$		17	30	ns
Rise Time <sup>c</sup>	$t_r$			80	120	
Turn-Off Delay Time <sup>c</sup>	$t_{\text{d}(\text{off})}$			40	60	
Fall Time <sup>c</sup>	$t_f$			20	40	
<b>Source-Drain Diode Ratings and Characteristics (<math>T_C = 25^\circ\text{C}</math>)</b>						
Continuous Current	$I_S$				40	A
Pulsed Current	$I_{\text{SM}}$				180	
Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$I_F = 40 \text{ A}, V_{\text{GS}} = 0 \text{ V}$			1.8	V
Reverse Recovery Time	$t_{\text{rr}}$			120	250	ns
Reverse Recovery Charge	$Q_{\text{rr}}$			0.3		$\mu\text{C}$



Notes:

- a. For design aid only; not subject to production testing.
- b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- c. Independent of operating temperature.

## Typical Characteristics (25°C Unless Otherwise Noted)



## Typical Characteristics (25°C Unless Otherwise Noted)



## Thermal Ratings

