DS05-20861-3E

FLASH MEMORY

CMOS

1M (128K \times 8) BIT

MBM29LV001TC-55/-70/MBM29LV001BC-55/-70

■ FEATURES

• Single 3.0 V read, program, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

• Compatible with JEDEC-standard world-wide pinouts

32-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 32-pin PLCC (Package suffix: PD)

- Minimum 100,000 program/erase cycles
- High performance

55 ns maximum access time

Sector erase architecture

One 8K byte, two 4K bytes, and seven 16K bytes

Any combination of sectors can be concurrently erased. Also supports full chip erase

- Boot Code Sector Architecture
 - T = Top sector
 - B = Bottom sector
- Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded Program™ Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Hardware RESET pin

Resets internal state machine to the read mode

· Automatic sleep mode

When addresses remain stable, automatically switch themselves to low power mode

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read data in another sector within the same device


Sector protection

Hardware method disables any combination of sectors from program or erase operations

- Sector Protection Set function by Extended sector protection command
- Temporary sector unprotection

Temporary sector unprotection via the RESET pin

■ PACKAGE



■ GENERAL DESCRIPTION

The MBM29LV001TC/BC are a 1M-bit, 3.0 V-only Flash memory organized as 128K bytes of 8 bits each. The MBM29LV001TC/BC are offered in a 32-pin TSOP(I) and 32-pin PLCC packages. These devices are designed to be programmed in-system with the standard system 3.0 V Vcc supply. 12.0 V Vpp and 5.0 V Vcc are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV001TC/BC offer access times 55 ns and 70 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable (\overline{CE}) , write enable (\overline{WE}) , and output enable (\overline{OE}) controls.

The MBM29LV001TC/BC are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV001TC/BC are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

Any individual sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV001TC/BC are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 . Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV001TC/BC memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 8K byte, two 4K bytes, and seven 16K bytes.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.
- Device is available in top or bottom boot sector architecture.

	(8×)
16K byte	00000H to 03FFFH
16K byte	04000H to 07FFFH
16K byte	08000H to 0BFFFH
16K byte	0C000H to 0FFFFH
16K byte	10000H to 13FFFH
16K byte	14000H to 17FFFH
16K byte	18000H to 1BFFFH
4K byte	1C000H to 1CFFFH
-	1D000H to 1DFFFH
4K byte	1E000H to 1FFFFH
8K byte	00000H to 00000H

	(×8)
8K byte	700000H to 01FFFH
4K byte	02000H to 02FFFH
4K byte	03000H to 03FFFH
16K byte	04000H to 07FFFH
16K byte	08000H to 0BFFFH
16K byte	0C000H to 0FFFFH
16K byte	10000H to 13FFFH
16K byte	14000H to 17FFFH
16K byte	18000H to 1BFFFH
16K byte	1C000H to 1FFFFH
·	00000H to 00000H


MBM29LV001TC Top Boot Sector Architecture

MBM29LV001BC Bottpm Boot Sector Architecture


■ PRODUCT LINE UP

Part N	0.	MBM29LV001TC/	MBM29LV001BC
Ordering Part No.	$Vcc = 3.3 \text{ V} \begin{array}{c} +0.3 \text{ V} \\ -0.3 \text{ V} \end{array}$	-55	_
Ordering Fart No.	$Vcc = 3.0 \text{ V} \stackrel{+0.6 \text{ V}}{_{-0.3 \text{ V}}}$		-70
Max. Address Access T	ime (ns)	55	70
Max. CE Access Time	(ns)	55	70
Max. OE Access Time	(ns)	25	30

■ BLOCK DIAGRAM



■ CONNECTION DIAGRAMS



■ LOGIC SYMBOL




Table 1 MBM29LV001TC/001BC Pin Configuration

Pin	Function
A ₀ to A ₁₆	Address Inputs
DQ₀ to DQ ₇	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Hardware Reset Pin/Temporary Sector Unprotection
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

Table 2 MBM29LV001TC/001BC User Bus Operations

Operation	CE	OE	WE	Ao	A 1	A 6	A 9	DQ ₀ to DQ ₇	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	VID	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	Code	Н
Read (3)	L	L	Н	A ₀	A 1	A 6	A 9	D ouт	Н
Standby	Н	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	HIGH-Z	Н
Write (Program/Erase)	L	Н	L	A ₀	A 1	A 6	A 9	Din	Н
Enable Sector Protection (2), (4)	L	VID	T	L	Н	L	VID	Х	Н
Verify Sector Protection (2), (4)	L	L	Н	L	Н	L	VID	Code	Н
Temporary Sector Unprotection (5)	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware)/Standby	Χ	Х	Х	Х	Х	Х	Х	HIGH-Z	L


Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 6.

- 2. Refer to the section on Sector Protection.
- 3. $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL} , $\overline{\text{OE}}$ at V_{IH} initiates the write operations.
- 4. $Vcc = 3.3 V \pm 10\%$
- 5. It is also used for the extended sector protection.

■ ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:



■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV001TC/BC have two control functions which must be satisfied in order to obtain data at the outputs. $\overline{\text{CE}}$ is the power control and should be used for a device selection. $\overline{\text{OE}}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least tacc-toe time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or change \overline{CE} pin from "H" or "L"

Standby Mode

There are two ways to implement the standby mode on the MBM29LV001TC/BC devices, one using both the $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ pins; the other via the $\overline{\text{RESET}}$ pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ inputs both held at $Vcc \pm 0.3 \text{ V}$. Under this condition the current consumed is less than 5 μ A. The device can be read with standard access time (tce) from either of these standby modes. During Embedded Algorithm operation, Vcc active current (tce) is required even $\overline{\text{CE}} = \text{"H"}$.

When using the $\overline{\text{RESET}}$ pin only, a CMOS standby mode is achieved with $\overline{\text{RESET}}$ input held at Vss \pm 0.3 V ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current is consumed is less than 5 μ A. Once the $\overline{\text{RESET}}$ pin is taken high, the device requires transfer of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the \overline{OE} input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV001TC/BC data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV001TC/BC automatically switch themselves to low power mode when MBM29LV001TC/BC addresses remain stably during access fine of 150 ns. It is not necessary to control $\overline{\text{CE}}$, $\overline{\text{WE}}$, and $\overline{\text{OE}}$ on the mode. Under the mode, the current consumed is typically 1 μ A (CMOS Level).

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV001TC/BC read-out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_{IH}), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the devices outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are DON'T CARES except A_0 , A_1 , and A_6 . (See Table 3.1.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV001TC/BC are erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in Table 6. (Refer to Autoselect Command section.)

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer's code (Fujitsu = 04H) and ($A_0 = V_{IH}$) represents the device identifier code (MBM29LV001TC = EDH and MBM29LV001BC = 6DH). These two bytes/words are given in the tables 3.1 and 3.2. All identifiers for manufactures and device will exhibit odd parity with DQ₇ defined as the parity bit. In order to read the proper device codes when executing the autoselect, A_1 must be V_{IL} . (See Tables 3.1 and 3.2.)

Table 3 .1 MBM29LV001TC/001BC Sector Protection Verify Autoselect Codes

7	Гуре	A ₁₂ to A ₁₆	A 6	A 1	Αo	Code (HEX)
Manufacture's Code		X	Vıl	VıL	Vıl	04H
Davica Cada	Device Code MBM29LV001TC MBM29LV001BC		Vıl	VıL	VIH	EDH
Device Code			Vıl	VıL	VIH	6DH
Sector Protecti	on	Sector Addresses	VIL	Vih	VIL	01H*

^{*:} Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

Table 3.2 Expanded Autoselect Code Table

•	Code	DQ ₇	DQ ₆	DQ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ₀	
Manufacture's Code		04H	0	0	0	0	0	1	0	0
Davies Code	MBM29LV001TC	EDH	1	1	1	0	1	1	0	1
Device Code MBM29LV001BC		6DH	0	1	1	0	1	1	0	1
Sector Protecti	on	01H	0	0	0	0	0	0	0	1

$MBM29LV001TC_{\text{-}55/\text{-}70}\!/MBM29LV001BC_{\text{-}55/\text{-}70}$

Table 4 Sector Address Tables (MBM29LV001TC)

Sector Address	A 16	A 15	A 14	A 13	A 12	Address Range
SA0	0	0	0	Х	Х	00000H to 03FFFH
SA1	0	0	1	Х	Х	04000H to 07FFFH
SA2	0	1	0	Х	Х	08000H to 0BFFFH
SA3	0	1	1	Х	Х	0C000H to 0FFFFH
SA4	1	0	0	Х	Х	10000H to 13FFFH
SA5	1	0	1	Х	Х	14000H to 17FFFH
SA6	1	1	0	Х	Х	18000H to 1BFFFH
SA7	1	1	1	0	0	1C000H to 1CFFFH
SA8	1	1	1	0	1	1D000H to 1DFFFH
SA9	1	1	1	1	Х	1E000H to 1FFFFH

Table 5 Sector Address Tables (MBM29LV001BC)

Sector Address	A 16	A 15	A 14	A 13	A 12	Address Range
SA0	0	0	0	0	Х	00000H to 01FFFH
SA1	0	0	0	1	0	02000H to 02FFFH
SA2	0	0	0	1	1	03000H to 03FFFH
SA3	0	0	1	Х	Х	04000H to 07FFFH
SA4	0	1	0	Х	Х	08000H to 0BFFFH
SA5	0	1	1	Х	Х	0C000H to 0FFFFH
SA6	1	0	0	Х	Х	10000H to 13FFFH
SA7	1	0	1	Х	Х	14000H to 17FFFH
SA8	1	1	0	Х	Х	18000H to 1BFFFH
SA9	1	1	1	Х	Х	1C000H to 1FFFFH

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29LV001TC/BC feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 9). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, Fujitsu may program and protect sectors in the factory prior to shiping the device.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , (suggest V_{ID} = 11.5 V), \overline{CE} = V_{IL} , and A_6 = V_{IL} . The sector addresses (A_{16} , A_{15} , A_{14} , A_{13} and A_{12}) should be set to the sector to be protected. Tables 4 and 5 define the sector address for each of the ten (10) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. See Figures 13 and 21 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A_{16} , A_{15} , A_{14} , A_{13} and A_{12}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ $_0$ for a protected sector. Otherwise the devices will read 00H for unprotected sector. In this mode, the lower order addresses, except for A_0 , A_1 , and A_6 are DON'T CARES. Address locations with $A_1 = V_{IL}$ are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect com and. Performing a read operation at the address location XX02H, where the higher order addresses (A_{16} , A_{15} , A_{14} , A_{13} and A_{12}) are the desired sector address will produce a logical "1" at DQ $_0$ for a protected sector. See Tables 3.1 and 3.2 for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV001TC/BC devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. See Figures 14 and 22.

Table 6 MBM29LV001TC/001BC Standard Command Definitions

Command Sequence	Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset *1	1	XXXH	F0H	_	_	_	_	_	_	_	_	_	_
Read/Reset *1	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	_	_	_	_
Autoselect	3	555H	AAH	2AAH	55H	555H	90H	_	_	_	_	_	_
Program	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	_	_	_	_
Chip Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Sector Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
Set to Fast Mode	3	555H	AAH	2AAH	55H	555H	20H	_	_	_	_	_	
Fast Program *2	2	XXXH	A0H	PA	PD	_	_	_	_	_	_	_	_
Reset from Fast Mode *2	2	XXXH	90H	XXXH	F0H	_	_	_	_	_	_	_	_
Extended *3 Sector Protect	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD	_	_	_	_
Sector Erase Su	ector Erase Suspend Erase can be suspended during sector erase with Addr. ("H" or "L"). Data (B0H						a (B0H)						
Sector Erase Re	sume	Erase o	an be	resume	d after	suspen	d with	Addr. ("I	H" or "L	."). Data	(30H)		

- Notes: 1. Address bits A₁₁ to A₁₆ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA)
 - 2. Bus operations are defined in Table 2.
 - 3. RA =Address of the memory location to be read
 - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
 - SA = Address of the sector to be erased. The combination of A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂ will uniquely select any sector.
 - 4. RD =Data read from location RA during read operation.
 - PD =Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
 - 5. SPA = Sector address to be protected. Set sector address (SA) and $(A_6, A_1, A_0) = (0, 1, 0)$.
 - SD =Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

- *2:This command is valid while Fast Mode.
- *3:This command is valid while RESET=VID.

^{*1:}Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Table 6 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits (DQ₅ = 1) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H returns the device code (MBM29LV001TC = EDH and MBM29LV001BC = 6DH). (See Tables 3.1 and 3.2.) All manufacturer and device codes will exhibit odd parity with DQ7 defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02H.

Scanning the sector addresses (A_{16} , A_{15} , A_{14} , A_{13} and A_{12}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should be perform margin mode on the protected sector. (See Tables 2 and 3.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte Programming

The devices are programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 8, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, \overline{Data} Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 17 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last write pulse in the command sequence and terminates when the data on DQ_7 is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 18 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of write pulse, while the command (Data=30H) is latched on the rising edge of write pulse. After time-out of 50 μ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 6. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μ s from the rising edge of the last write pulse will initiate the execution of the Sector Erase command(s). If another falling edge of the write pulse occurs within the 50 μ s time-out window the timer is reset. (Monitor DQ3 to determine if the sector erase timer window is still open, see section DQ3, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 9).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the write pulse pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] \times Number of Sector Erase

Figure 18 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the DQ₇ bit will be at logic "1", and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by \overline{Data} polling of DQ_7 , or by the Toggle Bit I (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29LV001TC/BC has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 24 Extended algorithm.) The V_{CC} active current is required even $\overline{CE} = V_{IH}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0H) and data write cycles (PA/PD). (Refer to the Figure 24 Extended algorithm.)

(3) Extended Sector Protection

In addition to normal sector protection, the MBM29LV001TC/BC has Extended Sector Protection as extended function. This function enable to protect sector by forcing $V_{\rm ID}$ on $\overline{\rm RESET}$ pin and write a commnad sequence. Unlike conventional procedure, it is not necessary to force $V_{\rm ID}$ and control timing for control pins. The only $\overline{\rm RESET}$ pin requires $V_{\rm ID}$ for sector protection in this mode. The extended sector protect requires $V_{\rm ID}$ on $\overline{\rm RESET}$ pin. With this condition, the operation is initiated by writing the set-up command (60H) into the command register. Then, the sector addresses pins (A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set to the sector to be protected (recommend to set $V_{\rm IL}$ for the other addresses pins), and write extended sector protect command (60H). A sector is typically protected in 150 μ s. To verify programming of the protection circuitry, the sector addresses pins (A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ₀ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60H) again. To terminate the operation, it is necessary to set $\overline{\rm RESET}$ pin to $V_{\rm IH}$.

Write Operation Status

Table 8 Hardware Sequence Flags

		DQ ₇	DQ_6	DQ ₅	DQ ₃	DQ ₂	
	Embedded F	Program Algorithm	DQ ₇	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle
In Progress		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
rog.coc	Erase Suspended Mode	Suspended (Non-Frase Suspended Sector)		Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle (Note 1)	0	0	1 (Note 2)
	Embedded F	Program Algorithm	DQ ₇	Toggle	1	0	1
Exceeded	Embedded E	rase Algorithm	0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ₀ to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.
- 3. DQ_0 and DQ_1 are reserve pins for future use.
- 4. DQ4 is Fujitsu internal use only.

DQ₇

Data Polling

The MBM29LV001TC/BC devices feature \overline{Data} Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ_7 . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ_7 . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ_7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ_7 output. The flowchart for \overline{Data} Polling (DQ_7) is shown in Figure 19.

For chip erase and sector erase, the \overline{Data} Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. \overline{Data} Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV001TC/BC data pins ($\overline{DQ_7}$) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the devices are driving status information on $\overline{DQ_7}$ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the $\overline{DQ_7}$ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and $\overline{DQ_7}$ has a valid data, the data outputs on $\overline{DQ_0}$ to $\overline{DQ_6}$ may be still invalid. The valid data on $\overline{DQ_0}$ to $\overline{DQ_7}$ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 8.)

See Figure 9 for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29LV001TC/BC also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ $_6$ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ $_6$ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about $2\,\mu s$ and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 μs and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. \overline{Data} Polling DQ_7 , DQ_6 is the only operating function of the devices under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in Table 2.

The DQ $_5$ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ $_7$ bit and DQ $_6$ never stops toggling. Once the devices have exceeded timing limits, the DQ $_5$ bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

DQ₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent Sector Erase command. If DQ₃ were high on the second status check, the command may not have been accepted.

Refer to Table 8: Hardware Sequence Flags.

DQ_2

Toggle Bit II

This Toggle bit II, along with DQ_6 , can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

DQ₆ is different from DQ₂ in that DQ₆ toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ₇, is summarized as follows:

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also Table 8 and Figure 15.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ_2 toggles if this bit is read from an erasing sector.

Mode	DQ ₇	DQ ₆	DQ ₂
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	Toggle
Erase-Suspend Program	ŪQ ₇	Toggle (Note 1)	1 (Note 2)

- Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.
 - 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

RESET

Hardware Reset

The MBM29LV001TC/BC devices may be reset by driving the \overline{RESET} pin to V_{IL} . The \overline{RESET} pin has a pulse requirement and has to be kept low (V_{IL}) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 μ s after the \overline{RESET} pin is driven low. Furthermore, once the \overline{RESET} pin goes high, the devices require an additional t_{RH} before it will allow read access. When the \overline{RESET} pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. See Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Data Protection

The MBM29LV001TC/BC are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 2.3 V (typically 2.4 V). If $V_{\rm CC}$ < $V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{\parallel}$ and $\overline{OE} = V_{\parallel}$ will not accept commands on the rising edge of write pulse. The internal state machine is automatically reset to the read mode on power-up.

■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	40°C to +85°C
Voltage with respect to Ground All pins except A ₉ , OE and RESET (Note	e 1)0.5 V to Vcc+0.5 V
Vcc (Note 1)	0.5 V to +5.5 V
A ₉ , \overline{OE} , and \overline{RESET} (Note 2)	0.5 V to +13.0 V

- **Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - 2. Minimum DC input voltage on A₉, OE and RESET pins are −0.5 V. During voltage transitions, A9, OE and RESET pins may negative overshoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, OE and RESET pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V_{IN} − V_{CC}) do not exceed 9 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Ambient Temperature (T _A)	
MBM29LV001TC/BC-55	–20°C to +70°C
MBM29LV001TC/BC-70	40°C to +85°C
Vcc Supply Voltages	
MBM29LV001TC/BC-70	+2.7 V to +3.6 V
MBM29LV001TC/BC-55	+3.0 V to +3.6 V


Operating ranges define those limits between which the functionality of the devices are guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ MAXIMUM OVERSHOOT







■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max.	-1.0	+1.0	μΑ
Ісо	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μΑ
Ішт	A ₉ , OE , RESET Inputs Leakage Current	Vcc = Vcc Max. A ₉ , OE , RESET = 12.5 V	_	35	μΑ
Icc1	Vcc Active Current (Note 1)	CE = VIL, OE = VIH, f=10 MHz	_	30	mA
ICC1	Vec Active Current (Note 1)	CE = VIL, OE = VIH, f=5 MHz	_	16	mA
Icc2	Vcc Active Current (Note 2)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	35	mA
Іссз	Vcc Current (Standby)	$\frac{\text{Vcc} = \text{Vcc Max., } \overline{\text{CE}} = \text{Vcc} \pm 0.3 \text{ V,}}{\text{RESET}} = \text{Vcc} \pm 0.3 \text{ V}$	_	5	μΑ
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	_	5	μΑ
Iccs	Vcc Current (Automatic Sleep Mode) (Note 3)	$\label{eq:vcc} $	_	5	μΑ
VIL	Input Low Level	_	-0.5	0.6	V
ViH	Input High Level	_	2.0	Vcc + 0.3	V
Vid	Voltage for Autoselect, Sector Protection,and Temporary Sector Unprotection (A ₉ , OE, RESET) (Note 4, 5)	_	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 4.0 mA, Vcc = Vcc Min.	_	0.45	V
V _{OH1}	Output High Voltage Level	lон = −2.0 mA, Vcc = Vcc Min.	2.4	_	V
V _{OH2}	Output High Voltage Level	Іон = -100 μΑ	Vcc - 0.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	2.3	2.5	V

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component.

- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- 3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
- 4. Applicable to sector protection function.
- 5. $(V_{ID} V_{CC})$ do not exceed 9 V.

■ AC CHARACTERISTICS

• Read Only Operations Characteristics


Parameter Symbols		Description	Test Setup		-55 (Note)	-70 (Note)	Unit
JEDEC	Standard	•			(Note)	(Note)	
tavav	t RC	Read Cycle Time	_	Min.	55	70	ns
tavqv	tacc	Address to Output Delay	<u>CE</u> = V _{IL} OE = V _{IL}	Max.	55	70	ns
t ELQV	tce	Chip Enable to Output Delay	OE = V _{IL}	Max.	55	70	ns
t GLQV	t oe	Output Enable to Output Delay	_	Max.	30	30	ns
t EHQZ	t DF	Chip Enable to Output High-Z	_	Max.	15	25	ns
t GHQZ	t DF	Output Enable to Output High-Z	_	Max.	15	25	ns
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	ns
_	t READY	RESET Pin Low to Read Mode	_	Max.	20	20	μs

Note: Test Conditions:

Output Load: 1 TTL gate and 30 pF (MBM29LV001TC/BC-55) 1 TTL gate and 100 pF (MBM29LV001TC/BC-70)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output:1.5 V




• Write/Erase/Program Operations


Parameter	r Symbols	gram Operatio					
JEDEC	Standard	Description			-55	-70	Unit
tavav	twc	Write Cycle Time		Min.	55	70	ns
t avwl	t AS	Address Setu	p Time	Min.	0	0	ns
twlax	t AH	Address Hold	Time	Min.	45	45	ns
t DVWH	t DS	Data Setup T	me	Min.	20	35	ns
twhox	t DH	Data Hold Tin	ne	Min.	0	0	ns
_	toes	Output Enable	e Setup Time	Min.	0	0	ns
		Output	Read	Min.	0	0	ns
_	t oeh	Enable Hold Time	Toggle and Data Polling	Min.	10	10	ns
t GHWL	t GHWL	Read Recove	r Time Before Write	Min.	0	0	ns
t GHEL	t GHEL	Read Recove	r Time Before Write	Min.	0	0	ns
t ELWL	t cs	CE Setup Tim	ne	Min.	0	0	ns
twlel	tws	WE Setup Tin	ne	Min.	0	0	ns
twheh	t cH	CE Hold Time)	Min.	0	0	ns
t EHWH	twн	WE Hold Time		Min.	0	0	ns
twlwh	t wp	Write Pulse V	/idth	Min.	30	35	ns
t eleh	t CP	CE Pulse Wid	lth	Min.	30	35	ns
twhwL	t wph	Write Pulse V	/idth High	Min.	30	30	ns
t ehel	t cph	CE Pulse Wid	lth High	Min.	30	30	ns
twnwh1	t whwh1	Byte Program	ming Operation	Тур.	8	8	μs
twhwh2	t whwh2	Sector Erase	Operation (Note 1)	Тур.	1	1	sec
_	t EOE	Delay Time fr Enable	om Embedded Output	Max.	55	70	μs
_	tvcs	Vcc Setup Tin	ne	Min.	50	50	μs
_	tvidr	Rise Time to	VID (Note 2)	Min.	500	500	ns
_	t vlht	Voltage Trans	ition Time (Note 2)	Min.	4	4	μs
_	t wpp	Write Pulse V	/idth (Note 2)	Min.	100	100	μs
_	toesp	OE Setup Tim	ne to WE Active (Note 2)	Min.	4	4	μs
_	tcsp	CE Setup Tim	ne to WE Active (Note 2)	Min.	4	4	μs
_	t RH	RESET Hold	Time Before Read	Min.	200	200	ns
_	t RP	RESET Pulse Width		Min.	500	500	ns


Notes: 1. This does not include the preprogramming time.
2. This timing is for Sector Protection operation.


■ SWITCHING WAVEFORMS

Key to Switching Waveforms










Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. D_{OUT} is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.


Figure 6 AC Waveforms for Alternate WE Controlled Program Operations





Notes: 1. PA is address of the memory location to be programmed.


- 2. PD is data to be programmed at byte address.
- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.


Figure 7 AC Waveforms for Alternate CE Controlled Program Operations









































■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments	
raiametei	Min.	Тур.	Max.	Oilit	Comments	
Sector Erase Time	_	1	10	sec	Excludes programming time prior to erasure	
Byte Programming Time	_	8	300	μs	Excludes system-level overhead	
Chip Programming Time	_	1.0	3.1	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycles	_	

■ TSOP(I) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	7	8	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	10	pF


Note: Test conditions T_A = 25°C, f = 1.0 MHz


■ PLCC PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	7	8	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	10	pF


Note: Test conditions T_A = 25°C, f = 1.0 MHz

■ PACKAGE DIMENSIONS





■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

1 ax. (00) 201 0220

http://www.fmap.com.sg/

F9904

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.