DS07-12405-2E

# 8-bit Proprietary Microcontroller

# CMOS

# F<sup>2</sup>MC-8L MB89160/160A Series

# MB89161/163/165/P165/PV160 MB89161A/163A/165A/W165


# ■ DESCRIPTION

The MB89160 series is a line of the general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as an LCD controller/driver, an A/D converter, timers, a serial interface, PWM timers, and external interrupts.

# ■ FEATURES

- F<sup>2</sup>MC-8L family CPU core
- Dual-clock control system
- Maximum memory size: 16-Kbyte ROM, 512-byte RAM (max.)
- Minimum execution time: 0.95  $\mu s/4.2~\text{MHz}$
- I/O ports: max. 54 channels
- 21-bit time-base counter
- 8/16-bit timer/counter: 2 or 1 channels
- 8-bit serial I/O: 1 channel
- External interrupts (wake-up function): Four channels with edge selection plus eight level-interrupt channels
- 8-bit A/D converter: 8 channels
- 8-bit PWM timers: 2 channels
- Watch prescaler (15 bits)
- LCD controller/driver: 24 segments  $\times$  4 commons (max. 96 pixels)
- LCD driving reference voltage generator and booster (option)
- Remote control transmission output
- Buzzer output
- Power-on reset function (option)
- Low-power consumption modes (stop, sleep, and watch mode)
- CMOS technology

■ PACKAGE



## ■ PRODUCT LINEUP

Part number Parameter	MB89161/ MB89161A <sup>*1</sup>	MB89163/ MB89163A <sup>*1</sup>	MB89165/ MB89165A*1	MB89P165	MB89W165	MB89PV160
Classification		s production pro ask ROM produ		One-time PROM product	EPROM product	Piggyback/ evaluation product (for development)
ROM size	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)		× 8 bits programming with EPROM	32 K × 8 bits (external ROM)
RAM size	$128 \times 8$ bits	$256 \times 8$ bits		512 ×	8 bits	
CPU functions	Number of instructions:136Instruction bit length:8 bitsInstruction length:1 to 3 bytesData bit length:1, 8,16 bitsMinimum execution time:0.95 µs/4.2 MHzInterrupt processing time:9 µs/4.2 MHz					
Ports	Output po	N-ch open-drain) rts (N-ch open-c (CMOS): rts (CMOS):	are drain): 28 (16 se 2 (8 16 (12	orts also serve a a heavy-current ports also serv rve as booster o ports serve as c ports also serve ports also serve ports also serve o serve as perip ax.)	drive type.) e as segment p capacitor conne ommon pins.) <sup>3</sup> as an A/D inpu e as an externa	nins, 2 ports ection pins,
Timer/counter		operation (toggle operation (toggl				
Serial I/O	(one e		LSB first/MSB k selectable fr	bits first selectability om four operatic al shift clocks: 1	on clocks	0.4 μs)
LCD controller/driver	LCD displ Booster fo			ax.) *³ bits ∩ (product with a ∩ (an external re		Without a booster for LCD driving
A/D converter	A/D cor		conversion time ode (conversions activation by	n × 8 channels e 43 $\mu$ s/4.2 MHz on time 11.9 $\mu$ s/4 v an internal time voltage input	4.2 MHz)	cycles))

#### (Continued)

Part number Parameter	MB89161/ MB89161A <sup>*1</sup>	MB89163/ MB89163A*1	MB89165/ MB89165A <sup>*1</sup>	MB89P165	MB89W165	MB89PV160
PWM timer 1, PWM timer 2		$\begin{array}{c} 8 \text{ bits} \times 2 \text{ channels} \\ 8 \text{-bit reload timer operation (toggled output capable, operating clock cycle: 0.9 \\ 124 \text{ ms}) \\ 8 \text{-bit resolution PWM operation (conversion cycle: 243 } \mu \text{s to } 32 \text{ s}) \end{array}$				
External interrupt 1 (wake-up function)		Ris Used al	pendent channe ing edge/falling so for wake-up tection is also p	edge selectabi from stop/sleep	lity mode.	
External interrupt 2		"	L" level interrup	ts $ imes$ 8 channels		
Buzzer output		1 (7 frequ	iencies are sele	ctable by the s	oftware.)	
Remote control transmission output		1 (Pulse w	vidth and cycle a	are software se	electable.)	
Standby modes		Subclock mod	e, sleep mode,	stop mode, and	d watch mode	
Process			CM	OS		
Operating voltage*2		to 6.0 V (single ′ to 4.0 V (dual c			2.7 V to 6.0 V	
EPROM for use						MBM27C256A- 20TV

\*1: Products with an internal booster.

\*2: Varies with conditions such as the operating frequency. (The operating voltage of the A/D converter is assured separately. See section "■ Electrical Characteristics.")

\*3: See section "Mask Options."

## ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89161 MB89161A	MB89163 MB89163A	MB89165 MB89165A	MB89PW165	MB89W165	MB89PV160
FPT-80P-M05	0	0	0	0	×	×
FPT-80P-M06	0	0	0	0	×	×
FPT-80P-M11	0	0	0	0	×	×
MQP-80C-P01	×	×	×	×	0	×
FPT-80C-A02	×	×	×	×	×	0

 $\bigcirc$  : Available  $\times$  : Not available

Note: For more information about each package, see section "
Package Dimensions."

## ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89161/A and MB89163/A, the upper half of each register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.

### 2. Current Consumption

- In the case of the MB89PV160, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in the sleep/stop modes is the same. (For more information, see section "■ Electrical Characteristics.")

### 3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "■ Mask Options."


Take particular care on the following points:


- A pull-up resistor cannot be set for P20 to P27 on the MB89P165.
- A pull-up resistor is not selectable for P40 to P47 and P60 to P67 if they are used as LCD pins.
- Options are fixed on the MB89PV160.

#### ■ PIN ASSIGNMENT




To Top / Lineup / Index MB89160/160A Series





To Top / Lineup / Index MB89160/160A Series



	1 III Hailio		- III III III		i in namo		1 III IIdiilo
81	N.C.	89	A2	97	N.C.	105	ŌĒ
82	Vpp	90	A1	98	O4	106	N.C.
83	A12	91	A0	99	O5	107	A11
84	A7	92	N.C.	100	O6	108	A9
85	A6	93	01	101	07	109	A8
86	A5	94	O2	102	O8	110	A13
87	A4	95	O3	103	CE	111	A14
88	A3	96	Vss	104	A10	112	Vcc
N.C.: Inter	nally connect	ed. Do not us	se.	•			•

9

(Continued)

# MB89160/160A Series

### ■ PIN DESCRIPTION

Pin	no.		Circuit	
SQFP <sup>*1</sup> QFP <sup>*2</sup>	MQFP <sup>*3</sup> QFP <sup>*4</sup>	Pin name	Circuit type	Function
16	18	X0	A	Main clock crystal oscillator pins
15	17	X1		CR oscillation selectability (mask products only)
18	20	MOD0	С	Operating mode selection pins
17	19	MOD1		Connect directly to Vss.
19	21	RST	D	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
20 to 27	22 to 29	P00/INT20 to P07/INT27	E	General-purpose I/O ports Also serve as an external interrupt 2 input (wake-up function). External interrupt 2 input is hysteresis input.
28 to 31	30 to 33	P10/INT10 to P13/INT13	E	General-purpose I/O ports Also serve as an external interrupt 1 input. External interrupt 1 input is hysteresis input.
32 to 35	34 to 37	P14 to P17	F	General-purpose I/O ports
36	38	P20/EC	Н	N-ch open-drain general-purpose I/O port Also serves as the external clock input for the timer. The peripheral is a hysteresis input type.
37	39	P21	I	N-ch open-drain general-purpose I/O port
38	40	P22/TO	I	N-ch open-drain general-purpose I/O port Also serves as a timer output.
39	41	P23/SI	Н	N-ch open-drain general-purpose I/O port Also serves as the data input for the serial I/O. The peripheral is a hysteresis input type.
40	42	P24/SO	I	N-ch open-drain general-purpose I/O port Also serves as the data output for the serial I/O.
41	43	P25/SCK	Н	N-ch open-drain general-purpose I/O port Also serves as the clock I/O for the serial I/O. The peripheral is a hysteresis input type.
42	44	P26	I	N-ch open-drain general-purpose I/O port
43	45	P27/PWM2	I	N-ch open-drain general-purpose I/O port Also serves as the square wave or PWM wave output for the 8-bit PWM timer 2.
49	51	P33	J	Functions as an N-ch open-drain general-purpose output port only in the products without a booster.
		C0	_	Functions as a capacitor connection pin in the products with a booster.

\*1: FPT-80P-M05

\*2: FPT-80P-M11

\*3: MQP-80C-P01

\*4: FPT-80P-M06

(Continued)

Pin	no.		0	
SQFP <sup>*1</sup> QFP <sup>*2</sup>	MQFP <sup>*3</sup> QFP <sup>*4</sup>	Pin name	Circuit type	Function
48	50	P32	J	Functions as an N-ch open-drain general-purpose output port only in the products without a booster.
		C1	—	Functions as a capacitor connection pin in the products with a booster.
47	49	P31/PWM1	G	General-purpose output-only port Also serves as the square wave or PWM wave output for the 8-bit PWM timer 1.
46	48	P30/RCO/BUZ	G	General-purpose output-only port Also serves as a buzzer output and a remote control transmission frequency output.
14, 12 to 6	16, 14 to 8	P57/AN7 to P50/AN0	L	N-ch open-drain general-purpose output ports Also serve as an analog input.
2, 1, 80 to 75	4 to 1 80 to 77	P47/SEG23 to P40/SEG16	J/K	N-ch open-drain general-purpose output ports Also serve as an LCD controller/driver segment
74 to 67	76 to 69	P67/SEG15 to P60/SEG8	J/K	output. Switching between port and segment output is done by the mask option.
66 to 59	68 to 61	SEG7 to SEG0	K	LCD controller/driver segment output pins
58, 57	60, 59	P71/COM3, P70/COM2	J/K	N-ch open-drain general-purpose output ports Also serve as an LCD controller/driver common output. Switching between port and common output is done by the mask option.
56, 55	58, 57	COM1, COM0	K	LCD controller/driver common output-only pins
54, 52 to 50	56, 54 to 52	V3, V2 to V0	—	LCD driving power supply pins
44	46	X0A	В	Subclock crystal oscillator pins (32.768 KHz)
45	47	X1A		
53	55	Vcc		Power supply pin
13	15	Vss		Power supply (GND) pin
5	7	AVss	_	A/D converter power supply pin Use this pin at the same voltage as $V_{CC}$ .
4	6	AVR		A/D converter reference voltage input pin
3	5	AVss	_	A/D converter power supply pin Use this pin at the same voltage as Vss.

\*1: FPT-80P-M05

\*2: FPT-80P-M11


\*3: MQP-80C-P01


\*4: FPT-80P-M06

Pin no.	Pin name	I/O	Function
82	Vpp	0	"H" level output pin
83 84 85 86 87 88 89 90 91	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
93 94 95	01 02 03	I	Data input pins
96	Vss	0	Power supply (GND) pin
98 99 100 101 102	04 05 06 07 08	I	Data input pins
103	CE	0	ROM chip enable pin Outputs "H" during standby.
104	A10	0	Address output pin
105	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
107 108 109	A11 A9 A8	0	Address output pins
110	A13	0	
111	A14	0	
112	Vcc	0	EPROM power supply pin
81 92 97 106	N.C.	_	Internally connected pins Be sure to leave them open.


• External EPROM pins (MB89PV160 only)

### ■ I/O CIRCUIT TYPE





# To Top / Lineup / Index MB89160/160A Series



### ■ HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc to Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be  $AV_{CC} = DAVC = V_{CC}$  and  $AV_{SS} = AVR = V_{SS}$  even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pin

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although V<sub>CC</sub> power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>CC</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>CC</sub> value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P165


The MB89P165 is an OTPROM version of the MB89160 series.

#### 1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in each mode such as 32-Kbyte PROM, option area is diagrammed below.



#### 3. Programming to the EPROM

In EPROM mode, the MB89P165 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating area for a single chip is 16 Kbyte (C000<sub>H</sub> to FFFF<sub>H</sub>) the PROM can be programmed as follows:

#### • Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program into the EPROM programmer at 4000<sup>H</sup> to 7FFF<sup>H</sup>. (Note that addresses C000<sup>H</sup> to FFFF<sup>H</sup> while operating as a single chip assign to 4000<sup>H</sup> to 7FFF<sup>H</sup> in EPROM

(Note that addresses C000H to FFFFH while operating as a single chip assign to 4000H to 7FFFH in EPROM mode.)


Load option data into address  $3FF0_{H}$  to  $3FF5_{H}$  of the EPROM programmer.

(For information about each corresponding option, see "8. Setting OTPROM Options.")

(3) Program with the EPROM programmer.

#### 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



#### 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

#### 6. EPROM Programmer Adapter Socket

Package	Compatible adapter socket
FPT-80P-M05	ROM-80SQF-28DP-8L
FPT-80P-M06	ROM-80QF-28DP-8L3
FPT-80P-M11	ROM-80QF2-28DP-8L2

#### 7. Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W-seconds/cm<sup>2</sup> is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000  $\mu$ W/cm<sub>2</sub> for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### 8. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming value at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

#### • OTPROM option bit map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0550	Vacancy	Vacancy	Oscillation sta	ibilization time	Vacancy	Reset pin output	Clock mode selection	Power-on reset
3FF0⊦	Readable	Readable	WTM1 See section "■	WTM0 Mask Option."	Readable	1: Yes 0: No	1: Dual clock 0: Single clock	1: Yes 0: No
3FF1н	P07 Pull-up 1: No 0: Yes	P06 Pull-up 1: No 0: Yes	P05 Pull-up 1: No 0: Yes	P04 Pull-up 1: No 0: Yes	P03 Pull-up 1: No 0: Yes	P02 Pull-up 1: No 0: Yes	P01 Pull-up 1: No 0: Yes	P00 Pull-up 1: No 0: Yes
3FF2н	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	P13 Pull-up 1: No 0: Yes	P12 Pull-up 1: No 0: Yes	P11 Pull-up 1: No 0: Yes	P10 Pull-up 1: No 0: Yes
3FF3н	P57 Pull-up 1: No 0: Yes	P56 Pull-up 1: No 0: Yes	P55 Pull-up 1: No 0: Yes	P54 Pull-up 1: No 0: Yes	P53 Pull-up 1: No 0: Yes	P52 Pull-up 1: No 0: Yes	P51 Pull-up 1: No 0: Yes	P50 Pull-up 1: No 0: Yes
3FF4н	Vacancy Readable	Vacancy Readable						
3FF5н	Vacancy	Vacancy						
	Readable	Readable						

Notes: • Set each bit to 1 to erase.

• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TV

#### 2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

#### 3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.




#### 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

# To Top / Lineup / Index MB89160/160A Series

### BLOCK DIAGRAM




\*4: Heavy-current drive type

### ■ CPU CORE

#### 1. Memory Space

The microcontrollers of the MB89160 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89160 series is structured as illustrated below.




### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T)	: A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 18-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

-	— 16 bits —	 1 1 1 1		Initial value
	PC	: Program counter		FFFDH
	А	: Accumulator		Undefined
	Т	: Temporary accum	ulator	Undefined
	IX	: Index register		Undefined
	EP	: Extra pointer		Undefined
	SP	: Stack pointer		Undefined
	PS	: Program status		= 0, IL1, 0 = 11 bits are undefined.

The PS can further be divide into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

Rule for Conversion of Act	ule for Conversion of Actual Addresses of the General-purpose Register Area															
											RP		L	ower	OP	code
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	Ļ	$\downarrow$							
Generated addresses	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	ILO	Interrupt level	High-low
0	0	1	High
0	1		ł
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.

V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.


C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 16 banks can be used on the MB89163 (RAM  $256 \times 8$  bits), and a total of 32 banks can be used on the MB89165 (RAM  $256 \times 8$  bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.



### ■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(VV)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(VV)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н	(VV)	DDR2	Port 2 data direction register
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTE	Watchdog timer control register
0Ан	(R/W)	TBTC	Time-base timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн			Vacancy
0Ен	(R/W)	PDR4	Port 4 data register
0Fн	(R/W)	PDR5	Port 5 data register
10н	(R/W)	BUZR	Buzzer register
11н		I	Vacancy
12н	(R/W)	PDR6	Port 6 data register
13н	(R/W)	PDR7	Port 7 data register
14н	(R/W)	RCR1	Remote control transmission register 1
15н	(R/W)	RCR2	Remote control transmission register 2
16н			Vacancy
17н			Vacancy
18н	(R/W)	T2CR	Timer 2 control register
19н	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2DR	Timer 2 data register
1Bн	(R/W)	T1DR	Timer 1 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Ен	(R/W)	CNTR1	PWM 1 control register
1Fн	(VV)	COMP1	PWM 1 compare register

(Continued)

Address	Read/write	Register name	Register description
20н	(R/W)	CNTR2	PWM 2 control register
21н	(W)	COMP2	PWM 2 compare register
22н to 2Сн			Vacancy
2Dн	(R/W)	ADC1	A/D converter control register 1
2Ен	(R/W)	ADC2	A/D converter control register 2
2Fн	(R/W)	ADCD	A/D converter data register
30н	(R/W)	EIE1	External interrupt 1 enable register 1
31н	(R/W)	EIF1	External interrupt 1 flag register 1
32н	(R/W)	EIE2	External interrupt 2 enable register 2
33н	(R/W)	EIF2	External interrupt 2 flag register 2
34н to 5Fн			Vacancy
60н to 6Вн	(R/W)	VRAM	Display data RAM
6Cн to 71н			Vacancy
72н	(R/W)	LCDR	LCD controller/driver control register 1
73н to 7Вн			Vacancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
7 <b>F</b> н	Access prohibited	ITR	Interrupt test register

Note: Do not use vacancies.

### ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Demonster	Cumhal	Va	lue	11	Demerke
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss-0.3	Vss + 7.0	V	
Power supply voltage	AVcc	Vss-0.3	Vss + 7.0	V	AVcc must not exceed Vcc + 0.3 V.
	AVR	Vss-0.3	Vss + 7.0	V	AVR must not exceed AVcc + $0.3$ V.
LCD power supply voltage	V0 to V3	Vss-0.3	Vss + 7.0	V	V0 to V3 on the product without booster must not exceed Vcc.
Input voltage	VII	Vss-0.3	Vcc + 0.3	V	V <sub>I1</sub> must not exceed V <sub>SS</sub> + 7.0 V. All pins except P20 to P27 without a pull-up resistor
	VI2	Vss-0.3	Vss + 7.0	V	P20 to P27 without a pull-up resistor
Output voltage	V <sub>01</sub>	Vss-0.3	Vcc + 0.3	V	$V_{01}$ must not exceed $V_{SS}$ + 7.0 V. All pins except P20 to P27, P32, P33, P40 to P47, and P60 to P67 without a pull-up resistor
	Vo2	Vss-0.3	Vss + 7.0	V	P20 to P27, P32, P33, P40 to P47, and P60 to P67 without a pull-up resistor
"L" level maximum output current		—	10	mA	All pins except P21, P26, and P27
			20	mA	P21, P26, and P27
"L" level average output current	IOLAV1		4	mA	All pins except P21, P26, P27, and power supply pins Average value (operating current × operating rate)
	Iolav2	DLAV2 — 8		mA	P21, P26, and P27 Average value (operating current $\times$ operating rate)
"L" level total maximum output current	Σlol	—	100	mA	Peak value
"L" level total average output current	ΣΙοιαν		40	mA	Average value (operating current $\times$ operating rate)
"H" level maximum output current	Іон1		-5	mA	All pins except P30, P31, and power supply pins
	Іон2		-10	mA	P30 and P31

#### (Continued)

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min.	Max.		Remarks
"H" level average output current	Іонаv1	_	-2	mA	All pins except P30, P31, and power supply pins Average value (operating current × operating rate)
	Іонаv2	_	-4	mA	P30 and P31 Average value (operating current $\times$ operating rate)
"H" level total maximum output current	∑Іон	_	-50	mA	Peak value
"H" level total average output current	ΣІонаν	_	-10	mA	Average value (operating current $\times$ operating rate)
Power consumption	PD	_	300	mW	
Operating temperature	ΤΑ	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

Precautions: Parmanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### 2. Recommended Operating Conditions


(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
		2.2 <sup>*1</sup>	6.0 <sup>*1</sup>	V	Normal operation assurance range <sup>*1</sup>
	Vcc	2.2*1	4.0	V	Dual-clock mask ROM products
Power supply voltage	AVcc	2.7	6.0	V	Normal operation assurance range for MB89P165/A and MB89W165/A
		1.5	6.0	V	Retains the RAM state in stop mode
	AVR	2.0	AVcc	V	Normal operation assurance range
LCD power supply voltage	V0 to V3	Vss	Vcc	V	V0 to V3 pins on the products without a booster LCD power supply range (The optimum value dependent on the LCD element in use.)
EPROM program power supply voltage	Vpp		Vss + 13.0	V	MOD1 pin of the MB89P165
Operating temperature	TA	-40	+85	°C	

\*1: The minimum operating power supply voltage varies with the execution time (instruction cycle time) setting for the operating frequency.


A/D converter assurance accuracy varies with the operating power supply voltage.

\*2: P32 and P33 are applicable only for procucts of the MB89160 series (without "A" suffix). P40 to P47 and P60 to P67 are applicable when selected as ports.



(Single-clock MB8916X/A and MB89P165/PV160)

# To Top / Lineup / Index MB89160/160A Series



#### Figure 2 Operating Voltage vs. Main Clock Operating Frequency (Dual-clock MB8916X/A)

Figures 1 and 2 indicate the operating frequency of the external oscillator at an instruction cycle of 4/FcH.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

### 3. DC Characteristics

### (1) Pin DC characteristics ( $V_{CC} = +5.0 V$ )

Baramatar	Sumbol	Pin	Condition		Value		Unit	Remarks	
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks	
	Vін	P00 to P07, P10 to P17, P20 to P27		0.7 Vcc	_	Vcc + 0.3	V		
"H" level input voltage	Vihs	RST, MOD0, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27		0.8 Vcc		Vcc + 0.3	V		
	VIL	P00 to P07, P10 to P17, P20 to P27		Vss-0.3	_	0.3 Vcc	V		
"L" level input voltage	Vils	RST, MOD0, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27		Vss-0.3		0.2 Vcc	V		
Open-drain output pin application voltage	V <sub>D1</sub>	P20 to P27, P33, P32, P40 to P47, P60 to P67		Vss – 0.3	_	Vss + 6.0 <sup>-2</sup>	V	P20 to P27, P40 to P47, and P60 to P67 without pull- up resistor only	
	V <sub>D2</sub>	P50 to P57		Vss-0.3		Vcc + 0.3	V		
"H" level output	Voh1	P00 to P07, P10 to P17	Іон = –2.0 mA	2.4			V		
voltage	Vон2	P30, P31	Іон = -6.0 mA	4.0			V		
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P71	Iol = 1.8 mA			0.4	V		
	Vol2	P21, P26, P27	IoL = 8.0 mA			0.4	V		
	Vol3	RST	IoL = 4.0 mA			0.6	V		
Input leakage current (Hi-z output leakage current)	ILI1	P00 to P07, P10 to P17, MOD0, MOD1, P30, P31	0.45 V < VI < Vcc			±5	μΑ	Without pull-up resistor	

#### (Continued)

$(V_{ss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$										
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks		
T di difficter	Symbol		Condition	Min.	Тур.	Typ. Max.		rtomarito		
Open-drain output leakage current	Ilo1	P20 to P27, P32, P33, P40 to P47, P60 to P67, P70, P71	0.45 V < Vı < 6.0 V			±1	μA	Without pull-up resistor		
	ILO2	P50 to P57	0.45 V < Vı < Vcc		_	±1	μA	Without pull-up resistor		
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, P60 to P67, RST	V1 = 0.0 V	25	50	100	kΩ	With pull-up resistor		
Common output impedance	Rvcoм	COM0 to COM3	- V1 to V3 = +5.0 V	_	_	2.5	kΩ			
Segment output impedance	Rvseg	SEG0 to SEG24	- V I (0 V3 = +5.0 V		_	15	kΩ			
LCD divided resistance	RLCD	_	Between Vcc and V0	300	500	750	kΩ	Products without a booster only		
LCD controller/driver leakage current	ILCDL	V0 to V3, COM0 to COM3, SEG0 to SEG23	_		_	±1	μΑ			
Booster for LCD	Vov3	V3	V1 = 1.5 V	4.3	4.5	4.7	V			
driving output voltage	Vov2	V2	$1 \vee 1 = 1.3 \vee$	2.9	3.0	3.1	V	Products with		
Reference output voltage for LCD driving	V <sub>OV1</sub>	V1	lι <sub>N</sub> = 0 μA	1.27	1.5	1.73	V	a booster only		
Reference voltage input impedance	Rrin	V1	_	600	1000	1400	kΩ	Procucts with a booster only		
Input capacitance	CIN	Other than Vcc, Vss	f = 1 MHz	_	10	_	pF			

Note: For pins which serve as the segment (SEG8 to SEG24) and ports (P40 to P47, P50 to P57, and P60 to P67), see the port parameter when these pins are used as ports and the segment parameter when they are used as segments. P32 and P33 are applicable only for products of the MB89160 series (without "A" suffix). Applicable as external capacitor connection pins for products of the MB89160A series (with "A" suffix).

### (2) Pin DC Characteristics ( $V_{CC} = +3.0 V$ )

				$(V_{CC} = 3.0 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$						
Baramatar	Symbol	Pin	Condition		Value		Unit	Remarks		
Parameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Unit	Remarks		
	Vон1	P00 to P07, P10 to P17	Іон = -1.0 mA	2.4		_	V			
	Vон2	P30, P31	Iон = -3.0 mA	2.4	—	_	V			
"L" level output voltage		P00 to P07, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P71	lo∟ = 1.8 mA	_	_	0.4	v			
	Vol2	RST	lo∟ = 1.8 mA	—		0.4	V			
	Vol3	P21, P26, P27	lo∟ = 3.6 mA	—	—	0.4	V			
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, P60 to P67, RST	V1 = 0.0 V	50	100	150	kΩ	With pull-up resistor		

#### (3) Power Supply Current Characteristics (MB8916X)

$(V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$											
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks			
Farameter	Symbol	ГШ	Condition	Min.	Тур.	Max.	Unit	Itemai KS			
			FCH = 4.2 MHz, Vcc = 5.0 V $t_{inst^{*2}} = 4/F_{CH}$	_	5.0	10.0	mA	MB8916X/A, MB89PV160			
			Main clock operation mode		8.0	15.0	mA	MB89PV165			
	Icc2	-	$F_{CH} = 4.2 \text{ MHz}, V_{CC} = 3.0 \text{ V}$ $t_{inst}^{*2} = 64/F_{CH}$		1.5	2.0	mA	MB8916X/A, MB89PV160			
			Main clock operation mode		2.4	2.8	mA	MB89P165			
	Iccl	-	$F_{CL} = 32.768 \text{ kHz}, \text{Vcc} = 3.0 \text{ V}$ $t_{inst}^{+2} = 2/F_{CL}$		0.05	0.1	mA	MB8916X/A, MB89PV160			
			Subclock operation mode		1.0	3.0	mA	MB89PV165			
	Iccs1		$\label{eq:Fch} \begin{array}{l} F_{CH} = 4.2 \; MHz,  V_{CC} = 5.0 \; V \\ t_{inst^{*2}} = 4/F_{CH} \\ \text{Main clock sleep mode} \end{array}$		2.5	5.0	mA				
Power supply	Iccs2	Vcc	$\label{eq:Fch} \begin{array}{l} F_{\text{CH}} = 4.2 \; \text{MHz},  \text{V}_{\text{CC}} = 3.0 \; \text{V} \\ t_{\text{inst}^{+2}} = 64/\text{F}_{\text{CH}} \\ \text{Main clock sleep mode} \end{array}$	_	1.0	1.5	mA	MB8916X/A, MB89PV160, MB89PV165			
current*1	Iccs∟		$      F_{CL} = 32.768 \text{ kHz}, \text{ Vcc} = 3.0 \text{ V} \\       t_{inst}^{*2} = 2/F_{CL} \\       Subclock sleep mode $		25	50	μA				
	Ісст		Fc∟ = 32.768 kHz, Vcc = 3.0 V Watch mode	_	10	15	μA	MB8916X, MB89P165-1XX, MB89PV160			
	Ісст2		<ul> <li>F<sub>CL</sub> = 32.768 kHz, V<sub>CC</sub> = 3.0 V</li> <li>Watch mode</li> <li>During reference voltage generator and booster operation</li> </ul>		250	400	μA	MB8916XA, MB89P165-2XX			
		1			0.1	1.0	μA	MB8916X			
	Іссн		$T_A = +25^{\circ}C$ , $V_{CC} = 5.0 V$ Stop mode		0.1	10	μA	MB89PV160, MB89P165-1XX			
	IA	AVcc	Fсн = 4.2 MHz, Vcc = 5.0 V		1.0	3.0	mA	When A/D conversion is activated			

\*1: The power supply current is measured at the external clock, open output pins, and the external LCD dividing resistor (or external input for the reference voltage). In the case of the MB89PV160, the current consumed by the connected EPROM and ICE is not included.


\*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

### 4. AC Characteristics

#### (1) Reset Timing

 $(V_{CC} = +5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.	Unit	itemarks
RST "L" pulse width	tzlzн		<b>48 t</b> xcy∟	—	ns	
RST "H" pulse width	tzhzl		24 txcy∟	—	ns	




#### (2) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.	Unit	remarks
Power supply rising time	tR	_		50	ms	Power-on reset function only
Power supply cut-off time	toff	_	1	_	ms	Due to repeated operations






### (3) Clock Timing

$(V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$											
Parameter	Symbol	Pin	Value			Unit	Remarks				
Falameter	Symbol	ГШ	Min.	Тур.	Max.		Nemarks				
	Fсн	X0, X1	1	—	4.2	MHz	Main clock				
Clock frequency	Fc∟	X0A, X1A	_	32.768	—	kHz	Subclock				
Clask avala time	<b>t</b> HCYL	X0, X1	238	_	1000	ns	Main clock				
Clock cycle time	<b>t</b> LCYL	X0A, X1A	_	30.5	_	μs	Subclock				
Input clock pulse width	Р <sub>WH</sub> Рw∟	X0	20	_	_	ns	External clock				
Input clock rising/falling time	tcr tcf	X0			24	ns					





### (4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/FcH) t <sub>inst</sub> = 1.0 $\mu$ s at FcH = 4 MHz
		2/Fc∟	μs	$t_{\text{inst}}$ = 62 µs at F <sub>CL</sub> = 32.768 kHz

### (5) Serial I/O Timing

		(Vcc = ·	+5.0 V ±10%, A∖	$V_{SS} = V_{SS} =$	0.0 V, T	$A = -40^{\circ}$	°C to +85°C)
Parameter	Symbol	Pin	Condition	Valu	Je	Unit	Remarks
Farameter	Symbol	ГШ	Condition	Min.	Max.	Unit	Neillai KS
Serial clock cycle time	tscyc	SCK		2 t <sub>inst</sub> *	—	μs	
$SCK \downarrow \to SO \text{ time}$	<b>t</b> slov	SCK, SO	Internal clock	-200	200	ns	
Valid SI $\rightarrow$ SCK $\uparrow$	tı∨sн	SI, SCK	operation	1/2 t <sub>inst</sub> *	—	μs	
$SCK \uparrow \to valid \; SI \; hold \; time$	tsнix	SCK, SI		1/2 t <sub>inst</sub> *	—	μs	
Serial clock "H" pulse width	tshsl	SCK		1 t <sub>inst</sub> *	—	μs	
Serial clock "L" pulse width	tslsh	SCK	External	1 t <sub>inst</sub> *	—	μs	
$SCK \downarrow \rightarrow SO$ time	tslov	SCK, SO	clock	0	200	ns	
Valid SI $\rightarrow$ SCK $\uparrow$	tı∨sн	SI, SCK	operation	1/2 t <sub>inst</sub> *	—	μs	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнıx	SCK, SI		1/2 t <sub>inst</sub> *	—	μs	

~ / . .


\* : For information on tinst, see "(4) Instruction Cycle."



### (6) Peripheral Input Timing

		(Vcc = +5.0 V ±10%, A	Vss = Vss	s = 0.0 V,	T <sub>A</sub> = -4	0°C to +85°C)
Parameter	Symbol	Pin	Va	lue	Unit	Remarks
Falameter	Symbol	F III	Min.	Max.		
Peripheral input "H" pulse width 1	tiliH1	INT10 to INT13, EC	1 tinst*		μs	
Peripheral input "L" pulse width 1	tiHiL1		1 tinst*		μs	
Peripheral input "H" pulse width 2	tilih2	INT20 to INT27	2 tinst*		μs	
Peripheral input "L" pulse width 2	tihil2		2 tinst*		μs	

\* : For information on tinst, see "(4) Instruction Cycle."



### 5. A/D Converter Electrical Characteristics

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks		
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Nema K5		
Resolution			_	—	_	8	bit			
Total error				—		±1.5	LSB			
Linearity error				—	_	±1.0	LSB			
Differential linearity error				—	—	±0.9	LSB			
Zero transition voltage	Vот		AVR = AVcc	AVss – 1.0 LSB	AVss + 0.5 LSB	AVss + 2.0 LSB	mV			
Full-scale transition voltage	Vfst			AVR – 3.0 LSB	AVR – 1.5 LSB	AVR	mV			
Interchannel disparity				—	_	0.5	LSB			
A/D mode conversion time				—	44 t <sub>inst</sub>	_	μs			
Sense mode conversion time							12 t <sub>inst</sub>	_	μs	
Analog port input current	lai	AN0 to		1 —	—		10	μA		
Analog input voltage		AN7		0.0	_	AVR	V			
Reference voltage			_	2.0	_	AVcc	V			
Reference voltage supply	lr	AVR	AVR = 5.0 V, when A/D conversion is activated	_	100		μA			
current	lгн		AVR = 5.0 V, when A/D conversion is stopped	_		1	μA			


 $(3 \text{ MHz}, \text{ AVcc} = \text{Vcc} = +3.5 \text{ V to } +6.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

### (1) A/D Glossary

Resolution

Analog changes that are identifiable with the A/D converter. When the number of bits is 8, analog voltage can be divided into  $2^8=256$ .

- Linearity error (unit: LSB) The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" ↔ "1111 1110") from actual conversion characteristics
- Differential linearity error (unit: LSB) The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)
   The difference between theoretical and actual conversion values




#### (2) Precautions

#### Input impedance of analog input pins

The A/D converter contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k $\Omega$ ).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1  $\mu$ F for the analog input pin.




#### • Error


The smaller the |AVR – AVss|, the greater the error would become relatively.


## ■ EXAMPLE CHARACTERISTICS

### (1) "L" Level Output Voltage




#### (2) "H" Level Output Voltage






### (3) "H" Level Input Voltage/"L" level Input Voltage

#### (4) Power Supply Current (External Clock)






## To Top / Lineup / Index MB89160/160A Series




(Continued)

#### (Continued)



#### (5) Pull-up Resistance



## ■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation for instructions.

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

#### Table 1 Instruction Symbols

(Continued)

### (Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(( × ))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

### Columns indicate the following:

Mnemonic:	Assembler notation of an instruction
~:	Number of instructions
#:	Number of bytes
Operation:	Operation of an instruction
TL, TH, AH:	A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
	<ul> <li>"-" indicates no change.</li> <li>dH is the 8 upper bits of operation description data.</li> <li>AL and AH must become the contents of AL and AH immediately before the instruction is executed.</li> <li>00 becomes 00.</li> </ul>
N, Z, V, C:	An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code:	Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
	Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F.

## To Top / Lineup / Index MB89160/160A Series

Mnemonic	~	#	Operation	TL	ΤН	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	-		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	-		61
MOV @EP,A	3	1	( (EP) ) ← (A)	_	_	-		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	-		48 to 4F
MOV A,#d8	2	2	$(A) \rightarrow (Bb \rightarrow (A))$	AL	_	-	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	-	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow (A)$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	$(dir) \leftarrow d8$	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	$((EP)) \leftarrow d8$	_	_	_		87
MOV Ri,#d8	4	2	((Li)) ( US) (Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
		~	$((IX) + off + 1) \leftarrow (AL)$					50
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), (EP) + 1) \leftarrow (AL)$	_				D4 D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_				E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH		E4
MOVW A,#010 MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow (III), (AL) \leftarrow (III + 1)$ $(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C5 C6
	5	2	$(AL) \leftarrow ((IX) + off),$ $(AL) \leftarrow ((IX) + off + 1)$	AL	ALL	un	++	0
MOVW A,ext	5	3	$(AL) \leftarrow ((IX) + 0II + 1)$ $(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++	C4
MOVW A,@A	4	1		AL	AH	dH	++	93
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1$	AL	AH	dH	++	93 C7
MOVW A, CP		1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$		АП —	dH	++	F3
	23	3	$(A) \leftarrow (EP)$	-	_	ип —		E7
MOVW EP,#d16	2		$(EP) \leftarrow d16$	-	_	-		
		1	$(IX) \leftarrow (A)$	_	_			E2 F2
MOVW A,IX	2 2	1	$(A) \leftarrow (IX)$	_	-	dH		
MOVW SP,A		1	$(SP) \leftarrow (A)$	_	-	- -		E1
	2	1	$(A) \leftarrow (SP)$	_	-	dH		F1
	3	1	$((A)) \leftarrow (T)$	_	-	-		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	-		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	-	-		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	-	-	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	-	-	-	++++	71
MOVW SP,#d16	3	3	$(SP) \leftarrow d16$	-	-			E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	-	-	AL		10
SETB dir: b	4	2	(dir): b ← 1	-	-	-		A8 to AF
CLRB dir: b	4	2	(dir): b $\leftarrow 0$	_	-	-		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL		<u> </u>		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	—	-	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	-	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	-	-	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		F0

Table 2	Transfer Instructions	(48 instructions)

Notes: • During byte transfer to A, T  $\leftarrow$  A is restricted to low bytes.

 Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

Mnemonic	~	#	Operation	TL	ТН	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	_	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	-	-	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	-	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - dB - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	—	_	-	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	—	_	-	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	-	-	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	—	-	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	—	-	-	++++	32
INC Ri	4	1	(Ri) ← (Ri) + 1	—	-	-	+++-	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	_	-	-		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	-	-		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	—	-	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	-	-	-	+++-	D8 to DF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	-	-	-		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	—	-	<u> </u>		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	—	-	dH	++	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	-	-	dH		01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \land (T)$	_	-	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	-	dH	++R-	73
XORW A	3	1	$(A) \leftarrow (A) \forall (T)$	-	-	dH	+ + R –	53
	2	1	(TL) - (AL)	_	-	-	++++	12
CMPW A	3	1	(T) - (A)	_	-	-	++++	13
RORC A	2	1	$\rightarrow$ C $\rightarrow$ A $-$	_	-	-	++-+	03
ROLC A	2	1		—	-	-	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	-	++++	14
CMP A,dir	3	2	(A) – (dir)	—	_	-	++++	15
CMP A,@EP	3	1	(A) – ( (EP) )	—	_	-	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	-	-	++++	16
CMP A,Ri	3	1	(A) – (Ri)	—	-	-	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	—	-	-	++++	84
DAS	2	1	Decimal adjust for subtraction	—	-	-	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	—	-	-	++R-	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	—	-	-	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	—	-	-	++R-	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	—	-	-	++R-	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	—	-	-	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	—	-	-	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	—	-	-	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	—	-	-	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	-	-	+ + R –	65

 Table 3
 Arithmetic Operation Instructions (62 instructions)

(Continued)

## To Top / Lineup / Index MB89160/160A Series

### (Continued)

Mnemonic	~	#	Operation	TL	ΤН	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	-	_	++R-	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	-	_	++R-	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	++R-	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	++R-	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	-	_	++R-	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	-	_	++R-	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	-	_	++R-	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	-	_	++R-	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	( (ÉP) ) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	_	-	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	—	-	_		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	_	-	_		D1

Table 4	Branch	Instructions (	(17	instructions)	)
---------	--------	----------------	-----	---------------	---

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC $\leftarrow$ PC + rel	_	_	_		FD
BNZ/BNE rel	3	2	If Z = 0 then PC $\leftarrow$ PC + rel	—	_	-		FC
BC/BLO rel	3	2	If C = 1 then PC $\leftarrow$ PC + rel	—	_	-		F9
BNC/BHS rel	3	2	If C = 0 then PC $\leftarrow$ PC + rel	—	_	-		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	—	_	-		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	—	_	-		FA
BLT rel	3	2	If V $\forall$ N = 1 then PC $\leftarrow$ PC + rel	—	_	-		FF
BGE rel	3	2	If V $\forall$ N = 0 then PC $\leftarrow$ PC + rel	—	_	-		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC $\leftarrow$ PC + rel	—	_	-	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC $\leftarrow$ PC + rel	—	_	-	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	—	_	-		E0
JMP ext	3	3	$(PC) \leftarrow ext$	—	_	-		21
CALLV #vct	6	1	Vector call	—	_	-		E8 to EF
CALL ext	6	3	Subroutine call	—	—	-		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	—	_	dH		F4
RET	4	1	Return from subrountine	-	-	-		20
RETI	6	1	Return form interrupt	-	_	-	Restore	30

Table 5	Other	Instructions (	(9	instructions)
---------	-------	----------------	----	---------------

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	-	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	-	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	-	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		—	-	_		90

## ■ INSTRUCTION MAP

Ч	0	1	2	3	4	5	9	7	8	6	А	В	ပ	٥	ш	ш
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir: 0	BBC dir: 0,rel	INCW A	DECW A	AMP @A	MOVW A,PC
<del>、</del>	A A	DIVU A	JMP addr16	CALL addr16	PUSHW	POPW IX	MOV ext,A	MOWV PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOWV SP,A	MOVW A,SP
7	ROLC	CMP A	ADDC	SUBC A	XCH A, T	XOR A	ANDA	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW	DECW	MOVW IX,A	MOVW A,IX
e	RORC A	CMPW A	ADDCWA	SUBCW A	XCHW A, T	XORW A	ANDW A	orw A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW EP	DECW EP	MOVW EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,dir	A,dir	A,dir	A,dir	dir,A	A,dir	A,dir	A,dir	dir,#d8	dir,#d8	dir:5	dir: 5,rel	A,dir	dir,A	SP,#d16	A,SP
و	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOWV	MOVW	MOVW	XCHW
	A,@IX +d	A,@lX +d	A,@IX +d	A,@IX +d	@IX +d,A	A,@lX +d	A,@IX +d	A,@IX +d	@IX +d,#d8	@IX +d,#d8	dir: 6	dir: 6,rel	A,@IX +d	@IX +d,A	IX,#d16	A,IX
~	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,@EP	A,@EP	A,@EP	A,@EP	@EP,A	A,@EP	A,@EP	A,@EP	@EP,#d8	@EP#d8	dir: 7	dir: 7,rel	A,@EP	@EP,A	EP,#d16	A,EP
œ	MOV A,R0	CMP A,R0	ADDC A,R0	SUBC A,R0	MOV R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir: 0	BBS dir: 0,rel	INC R0	DEC R0	CALLV #0	BNC
6	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	or	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BC
	A,R1	A,R1	A,R1	A,R1	R1,A	A,R1	A,R1	A,R1	R1,#d8	R1,#d8	dir: 1	dir: 1,rel	R1	R1	#1	rel
A	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	or	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BP
	A,R2	A,R2	A,R2	A,R2	R2,A	A,R2	A,R2	A,R2	R2,#d8	R2,#d8	dir: 2	dir: 2,rel	R2	R2	#2	rel
ß	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BN
	A,R3	A,R3	A,R3	A,R3	R3,A	A,R3	A,R3	A,R3	R3,#d8	R3,#d8	dir: 3	dir: 3,rel	R3	R3	#3	rel
ပ	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNZ
	A,R4	A,R4	A,R4	A,R4	R4,A	A,R4	A,R4	A,R4	R4,#d8	R4,#d8	dir:4	dir: 4,rel	R4	R4	#4	rel
۵	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BZ
	A,R5	A,R5	A,R5	A,R5	R5,A	A,R5	A,R5	A,R5	R5,#d8	R5,#d8	dir:5	dir:5,rel	R5	R5	#5	rel
ш	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BGE
	A,R6	A,R6	A,R6	A,R6	R6,A	A,R6	A,R6	A,R6	R6,#d8	R6,#d8	dir:6	dir: 6,rel	R6	R6	#6	rel
ш	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BLT
	A,R7	A,R7	A,R7	A,R7	R7,A	A,R7	A,R7	A,R7	R7,#d8	R7,#d8	dir: 7	dir: 7,rel	R7	R7	#7	rel

## ■ MASK OPTIONS

Part number	MB89161/3/5	MB89P165	MB89PV160
Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible
Pull-up resistors (SEG) P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, P60 to P67	Slectable per pin (The pull-up resistors for P40 to P47 and P60 to P67 are only selectable when these pins are not set as segment outputs. When the A/D is used, P50 to P57 are must not selected.)	Can be set per pin (P20 to P27, P40 to P47, and P60 to P67 are available only for without a pull-up resistor.)	Fixed to without pull-up resistor
Power-on reset (POR) With power-on reset Without power-on reset	Selectable	Selectable	Fixed to with power- on reset
<ul> <li>Selection of oscillation stabilization time (OSC)</li> <li>The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right.</li> </ul>	Selectable OSC 0 : 2 <sup>2</sup> /Fсн 1 : 2 <sup>12</sup> /Fсн 2 : 2 <sup>16</sup> /Fсн 3 : 2 <sup>18</sup> /Fсн	Selectable WTM1 WTM0 0 0 : 2²/Fсн 0 1 : 2 <sup>12</sup> /Fсн 1 0 : 2 <sup>16</sup> /Fсн 1 1 : 2 <sup>18</sup> /Fсн	Fixed to oscillation stabilization time of 2 <sup>16</sup> /F <sub>CH</sub>
Main clock oscillation type (XSL)	Selectable	Crystal or ceramic only	Fixed to crystal or ceramic
Reset pin output (RST) With reset output Without reset output	Selectable	Selectable	Fixed to with reset output
Clock mode selection (CLK) Dual-clock mode Single-clock mode	Selectable	Selectable	Fixed to dual-clock mode

### Segment Options

	Part number	MB89161/3/5	MB89P165	MB89PV160
No.	Specifying procedure	Specify when ordering masking	Select by version number	Select by version number
7	LCD output pin configuration choices	Specify by the option combinations listed below		
	SEG = 4: P40 to P47 segment output P60 to P67 segment output P70, P71 common output	Specify as SEG = 4	-101 : SEG 24 pins -201 COM 4 pins	–101 : SEG 24 pins COM 4 pins
	SEG = 3: P40 to P43 segment output P44 to P47 port output P60 to P67 segment output P70, P71 common output	Specify as SEG = 3	-102 : SEG 20 pins -202 COM 4 pins	–102 : SEG 20 pins COM 4 pins
	SEG = 2: P40 to P47 port output P60 to P67 segment output P70, P71 common output	Specify as SEG = 2	-103 : SEG 16 pins -203 COM 4 pins	-103 : SEG 16 pins COM 4 pins
	SEG = 1: P40 to P47 port output P60 to P63 segment output P64 to P67 port output P70, P71 port output	Specify as SEG = 1	-104 : SEG 12 pins COM 2 pins	-104 : SEG 12 pins COM 2 pins
	SEG = 0: P40 to P47 port output P60 to P67 port output P70, P71 port output	Specify as SEG = 0	–105 : SEG 8 pins COM 2 pins	–105 : SEG 8 pins COM 2 pins

## ■ VERSIONS


	Version		Features	
Mass production product	One-time PROM product	Piggyback/evaluation product	Number of segment pins	Booster
MB89160A series	MB89P165-201 -202 -203	_	24 (4 commons) 20 (4 commons) 16 (4 commons)	Yes
MB89160 series	MB89P165-101 -102 -103 -104 -105	MB89PV160-101 -102 -103 -104 -105	24 (4 commons) 20 (4 commons) 16 (4 commons) 12 (2 commons) 8 (2 commons)	No


### ■ ORDERING INFORMATION

Part number	Package	Remarks
MB89161-PFV MB89161A-PFV MB89163-PFV MB89163A-PFV MB89165-PFV MB89165A-PFV MB89165-XXX-PFV	80-pin Plastic SQFP (FPT-80P-M05)	
MB89161-PF MB89161A-PF MB89163-PF MB89163A-PF MB89165-PF MB89165A-PF MB89P165-×××-PF	80-pin Plastic QFP (FPT-80P-M06)	
MB89161-PFS MB89161A-PFS MB89163-PFS MB89163A-PFS MB89165-PFS MB89165A-PFS MB89P165-×××-PFS	80-pin Plastic QFP (FPT-80P-M11)	
MB89W165-xxx-PF	80-pin Ceramic QFP (FPT-80C-A02)	
MB89PV160-xxx-PF	80-pin Ceramic MQFP (MQP-80C-P01)	


Note: For information on ×××, see section "■ Versions."


### ■ PACKAGE DIMENSIONS






## To Top / Lineup / Index MB89160/160A Series







# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.