DS07-12512-7E

8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89190/190A Series

MB89191/193/195/P195/PV190 MB89191A/191AH/193A/193AH/195A/P195A/PV190A

■ OUTLINE

The MB89190/190A series microcontrollers contain various resources such as timers, serial interfaces, A/D converters, external interrupts, and remote-control functions, as well as an F²MC*-8L CPU core for low-voltage and high-speed operations. These single-chip microcontrollers are suitable for small devices such as remote controllers with compact packages.


*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- Minimum execution time: 0.95 μs at 4.2 MHz (Vcc = 2.7 V)
- F2MC-8L family CPU core
- Two timers
 8/16-bit timer/counter
 20-bit timebase counter
- Serial interface
 8-bit synchronous serial (Selectable transfer direction allows communication with various equipment.)

(Continued)

■ PACKAGE



(Continued)

External interrupts

Edge detection (Selectable edge): 3 channels Low-level interrupt (Wake-up function): 8 channels

A/D converter (MB89190A series only)

8-bit successive approximation type: 8 channels

- Built-in remote-control transmitting frequency generator
- Low-power consumption modes

Stop mode (Almost no current consumption occurs because oscillation stops.)

Sleep mode (The current consumption is reduced about 1/3 of that during normal operation because the CPU stops.)

• Packages

SOP-28, SH-DIP-28, and DIP-28

■ PRODUCT LINEUP

Part number Item	MB89191 MB89191A MB89191AH	MB89193 MB89193A MB89193AH	MB89195 MB89195A	MB89P195 MB89P195A	MB89PV190 MB89PV190A
Classification	N	Mask ROM product	s	One-time product	For development and evaluation
ROM size	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer)	32 K × 8 bits (external ROM)
RAM size	128 × 8 bits		256×	8 bits	
CPU functions	The number of basic instructions: Instruction bit length: Instruction length: Data bit length: Minimum execution time: Interrupt processing time: 136 8 bits 1 to 3 bytes 1, 8, and 16 bits 0.95 µs at 4.2 MHz 8.57 µs at 4.2 MHz				
Ports	Output port (N channel open drain): 4 (also serves as peripherals for MB89190 series) or 6 (for MB89190 series) I/O port (CMOS): 16 (also serves as peripherals) Total: 20 or 22				eries)
Timer counter	2 channels of 8-bit timer counter or one 16-bit event counter (operation clock: 1.9 μs, 30.4 μs, and 487.6 μs at 4.2 MHz, and external clock)				ock: 1.9 μs, 30.4
Serial I/O	8 bits LSB/MSB first selectable Transfer clock (external, 1.9 μs, 7.6 μs, 30.4 μs at 4.2 MHz)				
A/D converter (MB89190A series only)		conversion mode Sense mode (con Capable of continu	nversion time: 11.9	: 41.9 μs at 4.2 MH 9 μs at 4.2 MHz) an internal timer.	(Continued)

2 (Continued)

(Continued)

Part number	MB89191 MB89191A MB89191AH	MB89193 MB89193A MB89193AH	MB89195 MB89195A	MB89P195 MB89P195A	MB89PV190 MB89PV190A
External interrupt 1	3 independent channels (selectable edge, interrupt vector, and interrupt source flag) Rising/falling/both edge selectable Used for wake-up from stop/sleep mode. (Edge detection is also permitted in the stop mode.)				
External interrupt 2 (Wake-up function)		8 channels (low-level interrupt only)			
Remote-control transmitting frequency generator	The pulse width and cycle are software-programmable.				
Standby mode		Sleep mode and stop mode			
Process	CMOS				
Operating voltage*	2.2 V to 6.0 V 2.7 V to 6.0 V			6.0 V	
EPROM for use					MBM27C256A- 20TVM

^{*:} Varies with conditions such as operating frequencies (see "■ Electrical Characteristics.") It differs from the operating voltage of an A/D converter.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89191 MB89191A MB89191AH MB89193 MB89193A MB89193AH MB89195 MB89195A	MB89P195 MB89P195A	MB89PV190 MB89PV190A
DIP-28P-M05	0	0	×
DIP-28P-M03	0	×	×
FPT-28P-M17	0	0	×
MQP-48C-P01	×	×	O*

^{○ :} Available ×: Not available

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

Note: For more information on each package, see "■ Package Dimensions."

^{* :} A socket (manufacturer: Sun Hayato Co., Ltd.) for pin pitch conversion is available. 48QF-28SOP-8L: (MQP-48C-P01) → for conversion to FPT-28P-M17

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback model, verify its difference from the model that will actually be used. Take particular care on the following points:

- On the MB89191/191A, addresses 0140H to 0180H cannot be used for register banks.
- The stack area, etc., is set in the upper limit of the RAM.

2. Current Consumption

- In the case of MB89PV190/PV190A, added is the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the products with an OTPROM (EPROM) will consume more current than the products with a mask ROM.
 - However, the same is current consumption in the sleep/stop mode. (For more information, see "■ Electrical Characteristics.")

3. Mask Options

Functions that can be selected as options and how to designate these options vary with product.

Before using options, check "■ Mask Options."


Take particular care on the following points:


- Pull-up resistor optional cannot be set for P00 to P03, and P40 to P45 on the MB89191A/193A/195A/P195A.
- The power-on reset option is fixed as "enabled" for MB89P195/P195A.
- Options are fixed on the MB89PV190/PV190A.

4. MB89191AH/MB89193AH

MB89191AH/193AH are "L" level heavy output current drive type of P30 to P32 and P40 to P43 of MB89191A/193A. Characteristics other than "L" level output of P30 to P32 and P40 to P43 are the same as MB89191A/193A.

■ PIN ASSIGNMENT





• Pin assignment on the package top (MB89PV190/PV190A only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
49	V _{PP}	57	N.C.	65	04	73	ŌĒ
50	A12	58	A2	66	O5	74	N.C.
51	A7	59	A1	67	O6	75	A11
52	A6	60	A0	68	07	76	A9
53	A5	61	01	69	O8	77	A8
54	A4	62	O2	70	CE	78	A13
55	A3	63	O3	71	A10	79	A14
56	N.C.	64	Vss	72	N.C.	80	Vcc

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

Pin n	10.		Oime wit	
SOP*1, DIP*2 SH-DIP*3	MQFP*4	Pin name	Circuit type	Function
7	31	X0	А	Clock oscillation pins
8	32	X1		
5	29	TEST	В	Test input pin Connect directly to Vss.
6	30	RST	С	Reset I/O pin This pin consists of an N-ch open-drain output with a pull-up resistor and of hysteresis input. A low level is output from this pin by internal source. The internal circuit is initialized by the input of a low level.
24 to 27	12 13, 23, 24	P00/INT20/ AN4 to P03/ INT23/AN7	G	General-purpose I/O ports Also serve as external interrupt input pins. In the MB89190A series, also serve as analog input pins. External interrupt input is of hysteresis input type.
1 to 4	25 to 28	P04/ <u>INT24</u> to P07/INT27	D	General-purpose I/O ports Also serve as external interrupt input. External interrupt input is of hysteresis input type.
17	5	P30/SCK	D	General-purpose I/O port Also serves as clock I/O for the 8-bit serial I/O interface. The serial I/O clock input is of hysteresis input type with a built-in noise filter.
16	4	P31/SO	Е	General-purpose I/O port Also serves as a serial I/O data output pin.
15	3	P32/SI	D	General-purpose I/O port Also serves as a serial I/O data input pin. The serial I/O data input is of hysteresis input type with a built-in noise filter.
14	2	P33/EC	D	General-purpose I/O port Also serves as an external clock input pin for the 8-bit timer/counter. External clock input of the 8-bit timer/counter is hysteresis input type with a built-in noise filter.
13	1	P34/TO/ INT10	D	General-purpose I/O port Also serves as the overflow output and external interrupt input for the 8-bit timer/counter. External interrupt input is of hysteresis input type with a built-in noise filter.

*1: FPT-28P-M17

*2: DIP-28C-M05

*3: DIP-28P-M03

*4: MQP-48C-P01

(Continued)

(Continued)

Pin n	10.		Cinavit	
SOP*1, DIP*2 SH-DIP*3	MQFP*⁴	Pin name	Circuit type	Function
12	48	P35/INT11	D	General-purpose I/O port
11	34	P35/INT12		Also serve as external interrupt input pins. External interrupt input is of hysteresis input type with a built-in noise filter.
10	33	P37/BZ/RCO	Е	General-purpose I/O port Also serves as a buzzer output pin and remote- control output pin.
18 to 21	6 to 9	P40/AN0 to P43/AN3	F	N-ch open-drain output ports Also serve as analog input pins for the A/D converter.
23	11	P45/AVR	F	In the MB89190A series, also serves as a reference voltage input pin for the A/D converter. In the MB89190 series, serves as an N-ch opendrain output port.
22	10	P44/AVss	F	In the MB89190A series, also serves as a power pin for the A/D converter, and should be applied the same voltage as Vss to. In the MB89190 series, also serves as an N-ch open-drain output port.
28	18	Vcc	_	Power supply pin
9	42	Vss	_	Power supply (GND) pin

*1: FPT-28P-M17

*2: DIP-28P-M05


*3: DIP-28P-M03

*4: MQP-48C-P01

• External EPROM pins (MB89PV190/PV190A)

Pin no.	Pin name	I/O	Function
49	V _{PP}	0	"H" level output pin
79 78 50 75 71 76 77 51 52 53 54 55 58 59 60	A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1	0	Address output pins
61 62 63 65 66 67 68 69	O1 O2 O3 O4 O5 O6 O7 O8	I	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby.
73	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
80	Vcc	0	EPROM power pin
64	Vss	0	Power supply (GND) pin

■ I/O CIRCUIT TYPE



(Continued)

(Continued)

Туре	Circuit	Remarks
E	P-ch N-ch	CMOS output CMOS input Pull-up resistor optional
F	R Pch Nch Analog input	 N-ch open-drain output Analog input Pull-up resistor optional (MB89190 series only)
G	P-ch N-ch Analog input	 CMOS output CMOS input Hysteresis input (resource input) Analog input Pull-up resistor optional (MB89190 series only)

■ HANDLING DEVICES

1. Preventing Latch-up

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc to Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc=DAVC=Vcc and AVss=AVR=Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pin

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of Vcc power supply voltage, a rapid fluctuation of the voltage could cause malfunctions within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.


6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and release from stop mode.

■ PROGRAMMING TO PROM ON THE MB89P195/P195A

The MB89P195/P195A can program data in the internal PROM using a dedicated conversion adaptor and specified general-purpose EPROM programmer.

1. Memory Space




• Programming procedure

- (1) Load program data into the ROM programmer at addresses 4000H to 7FFFH. (Addresses 0C000H to 0FFFFH in the operation mode correspond to 4000H to 7FFFH in ROM programmer. See the illustration above.)
- (2) Set the data at addresses 0000H to 3FFFH of the programmer ROM in the ROM programmer, to FFH.
- (3) Program in the successive-address write mode of the ROM programmer.

Note: Program must be started at the address 00000_H. For details, contact our Sales Division.

2. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcontroller program.



3. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of 100% cannot be assured at all times.

4. EPROM Programmer Socket Adapter

			Recommended programmer manufacturer and programmer name				
Don't no	Daalaana	Compatible socket	Minato Electronics Inc.	Data I/O Co., Ltd.		d.	
Part no.	Package	adapter Sun Hayato Co., Ltd.	MODEL1890A (ver.2.2) + OU-910 (ver.4.1)	UNISITE (ver.5.0 or later)	3900 (ver.2.8 or later)	2900 (ver.3.8 or later)	
MB89P195	DIP-28	ROM-28DP-	Recommended		Recommended		
MB89P195A	DIF -20	28DP-8L	Recommended	Recommended			
MB89P195PF	SOP-28	ROM-28SOP-	Recommended	ded Recommended			
MB89P195APF	30P-20	28DP-8L	Recommended				

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403

FAX: (81)-3-5396-9106

Minato Electronics Inc.: TEL: USA (1)-916-348-6066

JAPAN (81)-45-591-5611

Data I/O Co., Ltd.:TEL: USA/ASIA (1)-206-881-6444

EUROPE (49)-8-985-8580

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM


2. Programming Socket Adapter

To program to the EPROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) below.

Package	Adapter socket part number	
LCC-32	ROM-32LC-28DP-YS	

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106


3. Memory Space



4. Programming to the EPROM

- (1) Set the EPROM programmer for MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of MB89190/190A series offer a 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end of I/O area, that is, the highest address. The tables of interrupt reset vectors, and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89190/190A series is structured below:



2. Registers

The F²MC-8L family has two types of registers; dedicated hardware registers and general-purpose memory registers. The following dedicated registers are provided:

Program counter (PC): A 16-bit-long register for indicating the instruction storage positions

Accumulator (A): A 16-bit-long temporary register for arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit-long register which is used for arithmetic operations with the accumulator.

When the instruction is an 8-bit data processing instruction, the lower byte is


used.

Index register (IX): A 16-bit-long register for index modification


Extra pointer (EP): A 16-bit-long pointer for indicating a memory address

Stack pointer (SP): A 16-bit-long pointer for indicating a stack area


Program status (PS): A 16-bit-long register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR) (see the diagram below).



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	1	†
1	0	2	
1	1	3	Low

N-flag: Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.

Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.

V-flag: Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.


C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to '1' the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit-long register for storing data

The general-purpose registers are of 8 bits and located in register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89190/190A (8 banks on MB89191/191A). The bank currently in use is indicated by the register bank pointer. (RP)

Note: The number of register banks that can be used varies with the RAM size.



■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	ENI0	Port 0 input enable register
03н to 07н			Vacancy
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog control register
ОАн	(R/W)	TBTC	Time-base timer control register
0Вн			Vacancy
0Сн	(R/W)	PDR3	Port 3 data register
0 D н	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0 F н	(R/W)	BUZR	Buzzer register
10н to 13н		1	Vacancy
14н	(R/W)	RCR1	Remote-control transmit control register 1
15н	(R/W)	RCR2	Remote-control transmit control register 2
16н			Vacancy
17 н			Vacancy
18н	(R/W)	T2CR	Timer 2 control register
19н	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2DR	Timer 2 data register
1Вн	(R/W)	T1DR	Timer 1 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Ен			Vacancy
1Fн			Vacancy
20н	(R/W)	ADC1	A/D converter control register 1
21н	(R/W)	ADC2	A/D converter control register 2
22н	(R/W)	ADCD	A/D converter data register
23н	(R/W)	EIC1	External interrupt control register 1
24н	(R/W)	EIC2	External interrupt control register 2
25н to 31н			Vacancy
32н	(R/W)	EIE2	External interrupt 2 enable register
33н	(R/W)	EIF2	External interrupt 2 flag register
34н to 7Вн			Vacancy
7Сн	(W)	ILR1	Interrupt level register 1
7Dн	(W)	ILR2	Interrupt level register 2
7Е н	(W)	ILR3	Interrupt level register 3
7 Fн			Vacancy

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Rating

(AVss = Vss = 0.0 V)

Davomatar	Cumbal	Va	lue	l lm:4	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 7.0	V	
Power supply voltage	AVR	Vss-0.3	Vss + 7.0	V	Must not exceed Vcc + 0.3 V. MB89190A series only
EPROM program voltage	V _{PP}	Vss-0.3	Vss + 13.0	V	MB89P195/P195A only
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	
"L" level maximum output current	l _{OL1}	_	10	mA	Except P33 and P34 (Except P30 toP34 and P40 to P43 for MB89191AH/193AH)
current	lol2	_	20	mA	P33, P34(P30 toP34 and P40 to P43 for MB89191AH/193AH)
"L" level average output current	lolav1	_	4	mA	Except P33 and P34 (Except P30 toP34 and P40 to P43 for MB89191AH/193AH) Average value (operating current × operation rate)
3	lolav2	_	8	mA	P33 and P34(P30 toP34 and P40 to P43 for MB89191AH/193AH) Average value (operating current × operation rate)
"L" level total average output current	ΣΙοιαν	_	20	mA	Average value (operating current × operation rate)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"H" level maximum output	І он1		-10	mA	Except P33, P34, and P37
current	І ОН2		-20	mA	P33, P34, P37
"H" level average output	І онаv1	_	-2	mA	Except P33, P34, and P37 Average value (operating current × operation rate)
current	lohav2	_	-4	mA	Except P33, P34, and P37 Average value (operating current × operation rate)
"H" level total average output current	ΣΙοнαν	_	-10	mA	Average value (operating current × operation rate)
"H" level total maximum output current	ΣІон		-30	mA	
Power consumption	P _D	_	200	mW	
Operating temperature	Та	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Farameter	Syllibol	Min.	Max.	Oill	Kemarks
		2.2*	6.0*	V	Normal operation assurance range* MB89191/191A/193/193A/195/195A
Power supply voltage	Vcc	2.7*	6.0*	V	Normal operation assurance range* MB89P195/P195A/PV190/PV190A
		1.5	6.0	V	Retains the RAM state in the stop mode
A/D converter reference input voltage	AVR	0.0	Vcc	V	
Operating temperature	TA	-40	+85	°C	

^{*:} These values vary with the operation frequency and the assured analog operation range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fc.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

3. DC Characteristics

 $(Vcc = +5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Danamatan	Sym-	D:	,		Value	, , , , , , , , , , , , , , , , , , ,		D = ==================================
Parameter	bol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level	VIH	P00 to P07, P30 to P37, TEST	_	0.7 Vcc	_	Vcc+ 0.3	V	
input voltage	Vihs	RST, INT10 to INT12, EC, SCK, SI, INT20 to INT27	_	0.8 Vcc	_	Vcc+ 0.3	V	
"I " lovol	VIL	P00 to P03, P33 to P36, TEST	_	V _{SS} – 0.3	_	0.3 Vcc	V	
"L" level input voltage	VILS	RST, INT10 to INT12, EC, SCK, SI, INT 20 to INT27	_	V _{SS} - 0.3		0.2 Vcc	V	
Open-drain output pin applied voltage	VD	P40 to P44		V _{SS} - 0.3	_	V _{SS} + 0.3	V	
"H" level output voltage	Vон1	P00 to P07, P30 to P32, P35, P36	Iон = −2.0 mA	2.4		_	V	
	V _{OH2}	P33, P34	$I_{OH} = -15 \text{ mA}$	2.4			V	
	V _{OH3}	P37	$I_{OH} = -7.0 \text{ mA}$	2.4			V	
	V _{OL1}	P00 to P07, P40 to P45, P30 to P32, P35 to P37	IoL = 1.8 mA	_	_	0.4	V	Except MB89191AH/ 193AH
"L" level		P00 to P07, P35 to P37						MB89191AH/ 193AH
output voltage	V_{OL2}	RST	IoL = 4.0 mA			0.4	V	
	Vol3	P33, P34	IoL = 12 mA	_	_	0.4	V	Except MB89191AH/ 193AH
	P30 to P34, P40 to P43							MB89191AH/ 193AH
Input leakage current(Hi-z output leakage current)	ILI1	P00 to P07, P30 to P37, TEST	0.0 V < V _I < V _{CC}	_	_	±5	μА	Without pull-up resistor
Open-drain output leakage current (Off state)	I _{LD1}	P40 to P45	0.0 V < V1 < Vcc	_	_	±1	μА	Without pull-up resistor

(Continued)

(Continued)

 $(Vcc = 5.0 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{Ta} = -40^{\circ}\text{C to} +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition		Value	<u> </u>	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Oilit	Remarks
Pull-up resistance	Rpull	P00 to P07, P30 to P37, P40 to P45, RST	Vı = 0.0 V	25	50	100	kΩ	
Icc		Fc = 4.2 MHz	_	5	10	mA	MB89191/ 191A/193/ 193A/195/ 195A/PV190/ PV190A	
Power supply		Vcc		_	7	12	mA	MB89P195/ P195A
voltage*	Iccs		Fc = 4.2 MHz	_	3	7	mA	Sleep mode
	Іссн		T _A = +25 °C	_	_	1	μΑ	Stop mode
Icca	ICCA		Fc = 4.2 MHz During A/D converter	_	6	13	mA	MB89191A/ 193A/195A/ PV190A
			operation	_	8	15	mA	MB89P195A
Input capacitance	CIN	Except AVR, AVss, Vcc, and Vss	f = 1 MHz	_	10	_	pF	

^{*:} For the MB89PV190/PV190A, the current consumption of a connected EPROM and ICE is not included. The mesurement condition of the power supply current are set as Vcc = 5.0 V with an external clock.


4. AC Characteristics

(1) Reset Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Condition	Valu		Unit	Remarks
Parameter	Syllibol	Condition	Min.	Max.	Oilit	Kemarks
RST "L" pulse width	t zlzh	_	16 txcyl		ns	

Note: txcyL is the oscillation period (1/Fc) input to the X0 pin.




(2) Power-on Reset

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Condition	Value		Unit	Remarks	
Parameter	Syllibol	Condition	ndition Min. Max. Unit Ren		Kelliai K5		
Power supply rising time	t R		_	50	ms		
Power supply cut-off time	t off		1	_	ms	Due to repeated operations	

Note: Make sure that power supply rises within the oscillation stabilization time selected.

If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




(3) Clock Timings


 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol Pin		Condition	Va	lue	Unit	Remarks	
Parameter	Symbol	FIII	Till Gollation		Max.	Ollit	Remarks	
Clock frequency	Fc	X0, X1	_	1	4.2	MHz		
Clock cycle time	txcyL	X0, X1	_	238	1000	ns		
Input clock pulse width	P _{WH} P _{WL}	X0	_	20	_	ns	External clock	
Input clock pulse risilng/falling time	tcr tcr	X0	_	_	10	ns	External clock	

X0, X1 Timings and Conditions of Applied Voltage



Clock Conditions




(4) Instruction Cycles

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	4/Fc	μs	t_{inst} = 0.95 μs when operating at Fc = 4.2 MHz

(5) Recommended Resonator Manufacturers


• Sample Application of Piezoelectric Resonator (FAR Series)



FAR part number (built-in capacitor type)	Frequency (MHz)	Dumping resistor	Initial deviation of FAR frequency (T _A = +25°C)	Temperature characteristics of FAR frequency (T _A = -20°C to +60°C)	Loading capacitors*2
FAR-C4SA-04000-□01M	4.00	200 Ω	±0.5%	±0.5%	Built-in

Inquiry: FUJITSU LIMITED

• Sample Application of Ceramic Resonator



Mask ROM products

Resonator manufacturer*	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
	CSA2.00MG040	2.00	100	100	Not required
Murata Mfg. Co., Ltd.	CST2.00MG040	2.00	Built-in	Built-in	Not required
	CSA4.00MG		30	30	Not required
	CST4.00MGW	4.00	Built-in	Built-in	Not required
	CSTCS4.00MG0C5		Built-in	Built-in	Not required
TDV Co. Ltd	CCR4.0MC3	4.00	Built-in	Built-in	Not required
TDK. Co., Ltd.	FCR4.0MC5	4.00	Built-in	Built-in	Not required

· One-time products

Resonator manufacturer*	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
	CSA3.20MGCA		30	30	1 kΩ
	CST3.20MGA	3.20	Built-in	Built-in	1 kΩ
Murata Mfa Co. Ltd	CSA3.20MGA040	3.20	100	100	Not required
Murata Mfg. Co., Ltd.	CST3.20MGWA040		Built-in	Built-in	Not required
	CSA3.58MGCA	3.58	30	30	Not required
	CST3.58MGWHA	3.00	Built-in	Built-in	Not required

Inquiry: Murata Mfg. Co., Ltd

- Murata Electronics North America. Inc.: TEL 1-404-436-1300
- Murata Europe Mnagement GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

TDK Corporation

• TDK Corporation of America

Chicago Regional Office: TEL 1-708-803-6100

• TDK Electronics Europe GmbH

Components Division: TEL 49-2102-9450


- TDK Singapore (PTE) Ltd.: TEL 65-273-5022
- TDK Hongkong Co., Ltd.: TEL 852-736-2238
- Korea Branch, TDK Corporation: TEL 82-2-554-6633

(6) Serial I/O Timings

 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin	Condition	Valu	ıe	Unit	Remarks
Parameter	Symbol	FIII	Condition	Min.	Max.	Ullit	Iveillains
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO	international	-200	200	ns	
Valid SI \rightarrow SCK $↑$	tivsh	SI, SCK		1/2 tinst*	_	μs	
$SCK \uparrow \to valid \; SI \; hold \; time$	t sнıx	SCK, SI		1/2 tinst*	_	μs	
Serial clock "H" pulse width	t shsl	SCK	External	1 tinst*	_	μs	
Serial clock "L" pulse width	tslsh	SCK		1 tinst*	_	μs	
$SCK \downarrow \to SO$ time	t sLov	SCK, SO	clock	0	200	ns	
Valid SI \rightarrow SCK $↑$	tivsh	SI, SCK	operation	1/2 tinst*	_	μs	
$SCK \uparrow \to valid \; SI \; hold \; time$	t shix	SCK, SI		1/2 t _{inst} *	_	μs	

^{*:} For information on tinst, see "(4) Instruction Cycles."




(7) Peripheral Input Timings

 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$


Parameter	Symbol	Pin	Val	ue	Unit	Remarks
Farameter	Symbol		Min.	Max.	Oiiit	Remarks
Peripheral input "H" pulse width 1	tılıH1	EC, INT10 to INT12,	2 tinst*	_	μs	
Peripheral input "L" pulse width 1	t _{IHIL1}	INT20 to INT27	2 tinst*		μs	

^{*:} For information on tinst, see "(4) Instruction Cycles."



 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin		Value		Unit	Remarks
rarameter	Syllibol	FIII	Min.	Тур.	Max.	Oilit	Remarks
Peripheral input "H" noise limit width	tihnc	EC, SI, SCK INT10 to INT12	7	15	23	ns	
Peripheral input "L" noise limit width	tilnc	EC, SI, SCK INT10 to INT12	7	15	23	ns	



5. A/D Converter Electrical Characteristics (MB89190A Series Only)

 $(AVcc = Vcc = 3.5 \text{ V to } 6.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Sym- bol	Pin	Condition		Value		Unit	Remarks
Parameter	bol	PIII	Condition	Min.	Тур.	Max.	Unit	Remarks
Resolution			_	_	_	8	bit	
Total error				_	_	±1.5	LSB	
Linearity error	1 —			_	_	±1.0	LSB	
Differential linearity error				_	_	±0.9	LSB	
Zero transition voltage	Vот		AVR = AVcc	AVss -1.0 LSB	AVss +0.5 LSB	AVss +2.0 LSB	mV	
Full-scale transition voltage	VFST	_		AVR -3.0 LSB	AVR -1.5 LSB	AVR	mV	
Inter channel disparity				_	_	0.5	LSB	
A/D mode conversion time	_			_	44 tinst*	_	μs	
Sense mode conversion time				_	12 tinst*	_	μs	
Analog port input current	Iain	AN0 to AN7	_	_	_	10	μА	
Analog input voltage		=		0	_	AVR	V	
Reference voltage	_			0	_	Vcc	V	
	IR	1	AVR = Vcc =	_	100	300	μΑ	
Reference voltage supply current	Irн	AVR	5.0 V when A/D conversion is operating	_	_	1	μА	

^{*:} For information on tinst, see "(4) Instruction Cycles" in "4. AC Characteristics."

6. A/D Converter Glossary

Resolution

Analog changes that are identifiable by the A/D converter.

When the number of bits is 8, analog voltage can be divided into 28=256.

Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("0000 0000" \leftrightarrow "0000 0001") with the full-scale transition point ("1111 1110" \leftrightarrow "1111 1111") from actual conversion characteristics.

Differential linearity error (unit: LSB)

The deviation of input voltage needed change the output code by 1 LSB from the theoretical value.

Total error (unit: LSB)

The difference between theoretical and actual conversion values.




7. Notes on Using A/D Converter

· Input impedance of analog input pins

The A/D converter used for the MB89190A series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k Ω).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. 0.1 μ F for the analog input pin.




Error


The smaller the AVR-AVss , the greater the error would become relatively.

■ EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage




(2) "H" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)


(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



(5) Power Supply Current (External Clock)



(6) Pull-up Resistance



■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
Α	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
АН	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: The number of instructions

#: The number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH prior to the instruction executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F \leftarrow This indicates 48, 49, ... 4F.

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	-	ı	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	((EP)) ← (A)	_	_	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dír) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	((EP)) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
	_	_	$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	АН	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	ΑH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
100000000000000000000000000000000000000		_	$(AL) \leftarrow ((IX) + off + 1)$	/ \L	7 (1 1	ai i		00
MOVW A,ext	5	3	$(AH) \leftarrow ((IX) \mid OH \mid T)$ $(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	АН	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow (CAC), (AL) \leftarrow (CAC)$ $(AH) \leftarrow (AH) \leftarrow$	AL	AH	dH	<u> </u>	93
MOVW A, @EP	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$ $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	· ·	C7
MOVW A, @ LF	2	1	$(A) \leftarrow (EP)$	_	_	dH		F3
MOVW A,E1	3	3	(EP) ← d16	_	_			E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	-	_		E2
MOVW IX,A	2	1	$(IX) \leftarrow (X)$ $(A) \leftarrow (IX)$	_	_	dH		F2
MOVW A,IA	2	1	(A) ← (IA) (SP) ← (A)	_	_	_		E1
MOVW SP,A	2	1		_	_	dH		F1
MOV @A,T	3	1	$(A) \leftarrow (SP)$	_	-	uп _		82
	4		$((A)) \leftarrow (T)$	_	_	_		
MOVW @A,T		1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_ 		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	_	_	dH		70
MOVW PS,A	2	1	(PS) ← (A)	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b ← 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): b \leftarrow 0	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_			42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	(A) ← (PC)	_	_	dH		F0

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Table 3 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	_	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dΗ	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	_	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A	2	1	(AĹ) ← (TL) – (AL) – C	_	_	_	++++	32
INC Ri	4	1	(Ri) ← (Ri) + 1	_	_	_	+++-	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_	_		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	CO
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	_	_	+++-	D8 to DF
DECW EP	3	1	(EP) ← (EP) – 1	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	_		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH		D0
MULU A	19	1	$(A) \leftarrow (A) + (A) \times (TL)$	_	_	dH		01
DIVU A	21	1	$(A) \leftarrow (AL) \wedge (TL)$ $(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (1) \wedge (AL), \text{MOD} \rightarrow (1)$ $(A) \leftarrow (A) \wedge (T)$	uL	_	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \land (T)$ $(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	73
XORW A	3	1	$(A) \leftarrow (A) \lor (T)$ $(A) \leftarrow (A) \lor (T)$		_	dH	++R-	53
CMP A	2	1	(TL) - (AL)	_	_	—	++++	12
CMPW A	3	1	(TL) – (AL) (T) – (A)	_	_	_	++++	13
RORC A	2	1		_	_	_	++-+	03
RORG A		'	\rightarrow C \rightarrow A $-$	_	_	_	++-+	03
ROLC A	2	1	$C \leftarrow A \leftarrow$	_	_	_	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ((EP))	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) - (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	_	_	_	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	_	_	_	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \ \forall \ (dir)$	_	_	_	++R-	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	_	_	_	+ + R -	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ (IX) + off)$	_	_	_	++R-	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Bi)$	_	_	_	++R-	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \wedge (TL)$	_	_	_	++R-	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \wedge (TL)$ $(A) \leftarrow (AL) \wedge d8$	_	_	_	++R-	64
AND A,#do	3	2	$(A) \leftarrow (AL) \land do$ $(A) \leftarrow (AL) \land (dir)$	_	_	_	++R-	65
AND A, all	J		('') \ ('\L) /\ (\G'')	_	_	_	1 111	0.0

(Continued)

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	-	-	+ + R -	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	_	_	_		D1

Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If $(dir: b) = 1$ then $PC \leftarrow PC + rel$	_	_	_	-+	B8 to BF
JMP @A	2	1	(PC) ← (A)	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dΗ		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

■ INSTRUCTION MAP

Mode Signate Ret	IIII	RUC	HON	IMAH	,												
Moundary Divide Moundary Divide Moundary Moundary Moundary Moundary Divide Moundary Divide Moundary Divide Divide Divide Moundary Divide D	ш	MOVW A,PC	MOVW A,SP	MOVW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP								
Monurary Monurary	ш		⋖	MOWW IX,A	MOVW EP,A	9	9	9	9	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
Mody CMP SWAP RET RETI PUSHW POPW MOY MOWW CLR SET CLR SET GIFCO INCW A MOW CLR GIFCO INCW A MOW CLR GIFCO INCW A MOW CLR GIFCO INCW A MOW CMP	۵		DECW	DECW	DECW	MOWW ext,A	MOVW dir,A	MOVW @IX+d,A	MOVW @EP,A								
MOV MOV	ပ		INCW SP		INCW EP	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOVW A, @EP								
MOV SWAP RET RETI PUSHW POPW MOV MOVW CLRI SETI CLR	æ	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	4,rel	5,rel	6,rel	7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
MOV SWAP RET RETI PUSHW POPW MOV MOVW LIRC S MOV MOV MOVW LIRC S MOV MOV MOVW MOVW	∢	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2		CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SEI			SETB dir: 4	: •	SETB dir: 6	SEI
MOV SWAP RET RETI PUSHW POPW MOWW CALL MOUL MOW CALL MOUL MOU	o	SETI	SETC	ĭ	M	DAS	Ö	CMP @IX +d,#d8	CMP @EP,#d8	Ö	O	CMP R2,#d8	ਹ	0	CMP R5,#d8	CMP R6,#d8	O
MOP SWAP RET RETI PUSHW POPW MOV	80		CLRC	N N	MOVW @A,T		Σ	MOV @IX+d,#d8		≥	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	Σ	Ž	Σ	2
MOV SWAP RET RETI PUSHW POPW MO	7	MOW/ A,PS	MOWV PS,A			N N		OR A,@IX+d	OR A,@EP	R					OR	OR	
MOV SWAP RET RETI PUSHW POI	9	MOV A,ext	MOV ext,A			AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
H O 1 2 3 0 NOP SWAP RET RETI PI 1 MULU DIVU JMP CALL PI 2 ROLC CMP A addr16 addr16 addr16 3 RORC CMP A DDC SUBC Xx 4 MOV CMP ADDC SUBC Xx 5 MOV CMP ADDC SUBC MAH 6 MOV CMP ADDC SUBC MAH 6 MOV CMP ADDC SUBC MAH 7 MOV CMP ADDC SUBC MAH 8 MOV CMP ADDC SUBC MAH 8 MOV CMP ADDC SUBC MAH 9 MOV CMP ADDC SUBC MAH 9 MOV CMP ADDC SUBC MAH 9	5		MdO4	XOR		XOR A,#d8	XOR A,dir	XOR A,@IX +d	×	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	X	XOR A,R5	XOR A,R6	XOR A,R7
H O 1 2 0 NOP SWAP RET 1 MULU BIVU JMP 2 ROLC CMP A addr16 3 ROBC CMP A bdC 4 MOV CMP A bdC 5 MOV CMP A bdC 6 MOV CMP A bdC A,@IX+d A,dir A,dir A,dir A,@IX+d A,RO A,RO A,RO B MOV CMP A,RO A,RA B MOV CMP A,RA A,RA A,R3 A,R4 A,R4 A,R4 A,R5 B MOV CMP A,R4 A,R5 B MOV <th>4</th> <th>PUSHW A</th> <th>PUSHW IX</th> <th>XCH A, T</th> <th>XCHW A, T</th> <th></th> <th>∮</th> <th>Ø ≥ ≥</th> <th>Σ</th> <th>Θ</th> <th>MOV R1,A</th> <th>MO</th> <th>Ŏ W</th> <th>MOV R4,A</th> <th>Ŏ W</th> <th>MOV R6,A</th> <th>MOV R7,A</th>	4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		∮	Ø ≥ ≥	Σ	Θ	MOV R1,A	MO	Ŏ W	MOV R4,A	Ŏ W	MOV R6,A	MOV R7,A
H O 1 2 0 NOP SWAP RET 1 MULU BIVU JMP 2 ROLC CMP A addr16 3 ROBC CMP A bdC 4 MOV CMP A bdC 5 MOV CMP A bdC 6 MOV CMP A bdC A,@IX+d A,dir A,dir A,dir A,@IX+d A,RO A,RO A,RO B MOV CMP A,RO A,RA B MOV CMP A,RA A,RA A,R3 A,R4 A,R4 A,R4 A,R5 B MOV CMP A,R4 A,R5 B MOV <th>ဗ</th> <th>RETI</th> <th>Q</th> <th>SUBC</th> <th>SUBCW</th> <th>SUBC A,#d8</th> <th>SUBC A,dir</th> <th>SUBC A,@IX +d</th> <th>(O)</th> <th></th> <th>SUE</th> <th>SUE</th> <th>SUE</th> <th>SUE</th> <th>SUE</th> <th>SUE</th> <th>SUE</th>	ဗ	RETI	Q	SUBC	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	(O)		SUE						
H	7	RET	JMP addr16		ADDCW A	ADDC A,#d8	ADDC A,dir	모	⋖		ADI	ADE	ADDC A,R3	ADDC A,R4	ADE	ADI	
Image: Control of the control of t	-	SWAP			CMPW	S	CMP A,dir	CMP A,@IX +d	O	CM	CMP A,R1	CMP A,R2	CMP A,R3	CM	CMP A,R5	CM	,R7
	0	MOP				MOV A,#d8	MOV A,dir	MOV A,@IX+d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
		0	-	2	က	4	22	9	7	∞	б	⋖	a	ပ	۵	ш	Щ

■ MASK OPTION LIST

No.	Part n	umber	MB89191 MB89193 MB89195		MB8	9P195	MB89	P195A	MB89PV190 MB89PV190A		
	Specifying	procedure	Specify when ordering masking		-101 ^{*2}	Specify whordering m	nen nasking	-201*²	Fixed		
	Port pull-up	P00 to P07 P30 to P37	Selectat	ole by pin	None	Selectabl	e by pin	None	Not available		
1	resistors	P00 to P03 P40 to P45	Selectable by pin	Not available	None	Selectable by pin	Not available None		Not available		
2	Power-on reset • Power-on reset provided • No power-on reset		Selec	ctable	Provided	d Provided		Provided	Provided		
3	Selection of oscillation stabilization wait time (at 4.2 MHz)*1 • 2 ¹⁸ /Fc (approx. 62.4 ms) • 2 ¹⁶ /Fc (approx. 15.6 ms) • 2 ¹² /Fc (approx. 0.98 ms) • 2 ² /Fc (approx. 0 ms)		Selec	ctable	Fixed to 216/Fc	Selectable		Fixed to 2 ¹⁶ /Fc	Fixed to 2 ¹⁶ /Fc		
4	Reset pin output Reset output provided No reset output		Selec	ctable	Provided	Selectable		Provided	Provided		
5	Oscillation type of clock 1 Crystal and ceramic oscillators 2 CR		Selec	ctable	"1" only	Selectable		Selectable "1" only		"1" only	"1" only


^{*1:} The oscillation stabilization time is generated by dividing the original clock oscillation. The time described in this item should be used as a rough guideline since the oscillation cycle is unstable immediately after oscillation starts. "Fc" indicates the original oscillation frequency.


^{*2: -101} and -201 are provided respectively for the MB89P195 and MB89P195A OTP versions as the standard products.


■ ORDERING INFORMATION


Part number	Package	Remarks
MB89191PF MB89193PF MB89195PF MB89P195PF-101 MB89191APF MB89191AHPF MB89193APF MB89193AHPF MB89195APF MB89P195APF-201	28-pin Plastic SOP (FPT-28P-M17)	
MB89191P-SH MB89193P-SH MB89195P-SH MB89191AP-SH MB89191AHP-SH MB89193AP-SH MB89193AHP-SH MB89195AP-SH	28-pin Plastic SH-DIP (DIP-28C-M03)	
MB89191P MB89193P MB89195P MB89P195P-101 MB89191AP MB89191AHP MB89193AP MB89193AHP MB89195AP MB89195AP	28-pin Plastic DIP (DIP-28P-M05)	
MB89PV190CF MB89PV190ACF	48-pin Ceramic MQFP (MQP-48C-P01)	

■ PACKAGE DIMENSION









FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division

3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan

New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9901

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.