8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89143A/144A Series

MB89143A/144A

DESCRIPTION

The MB89143A/144A has been developed as a general-purpose version of the F²MC-8L* family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain peripheral functions such as dual-clock control system, five operating speed control stages, timers, a serial interface, an A/D converter, buzzer output, high voltage driver, watch prescaler, and an external interrupt. The MB89143A/144A is applicable to a wide range of applications from welfare products to industrial equipment.

* F²MC stands for FUJITSU Flexible Microcontroller.


FEATURES

- Minimum execution time: 0.50 µs/8.0-MHz oscillation
- Interrupt servicing time: 4.50 µs/8.0-MHz oscillation
- F²MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

- Dual-clock control system
- High-voltage ports: 24 channel



- Two types of timers
 8/16-bit timer/counter (also usable as two 8-bit timers)
 21-bit time-base timer
- One 8-bit serial interface Switchable transfer direction allows comunication with various equipment.
- 8-bit A/D converter: 8 channels Successive approximation type
- External interrupt: 2 channels
 Two channels are independent and capable of wake-up from low-power consumption modes. (Rising edge/ falling edge/both edges selectability)
 -0.3 V to +7.0 V can be applied to INT1 (N-ch open-drain)
- Low-power consumption modes
 Subclock mode (The main clock stops, and the device operates at the subclock.)
 Watch mode (Only the watch prescaler is operating.)
 Stop mode (Oscillation stops to minimize the current consumption.)
 Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
- Watch prescaler
- Buzzer output
- Watchdog reset, reset output, and power-on reset functions

■ PRODUCT LINEUP

Part number Parameter	MB89143A	MB89144A	MB89144/5/6	MB89P147	MB89PV140	
Classification	Mass production products (mask ROM products)			One-time PROM product	Piggyback/evaluation product (for evaluation and development)	
ROM size	8 K \times 8 bits	8 K \times 8 bits 12 K \times 12 bits 12/16/24 K \times 8 bits		32 K × 8 bits Internal PROM	32 K × 8 bits External ROM (Piggyback)	
RAM size	256 ×	8 bits	256/512/768 × 8 bits	1 K × 8 bits Internal		
CPU functions	Number of instructions:136Instruction bit length:8 bitsInstruction length:1 to 3 bytesData bit length:1, 8, 16 bitsMinimum execution time:0.5 μs/8 MHz to 8.0 μs/8 MHz, 61 μs/32.768 kHzInterrupt processing time:4.5 μs/8 MHz to 72.0 μs/8 MHz, 562.5 μs/32.768Note:The above times change according to the gear f					
Ports	Buzzer output(P-ch open-drain, high-voltage):Output ports (CMOS):110101010101011			50 to P57, and P60 to P67) Inction as X0A and X1A pins when Im is used.) 0 to P17, P30, and P32 to P37)		
Time-base timer	Capable of generating four different intervals (at 8.0-MHz oscillation): 0.26 ms, 0.51 ms, 1.02 ms, and 0.524 s					
8/16-bit timer counter			Dperating clock, inte n (Rising edge/fallir			
8-bit Serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 4, 8, 16 system clock cycles)					
A/D converter	8-bit resolution × 8 channels A/D conversion mode (with conversion time of 22 μs/8 MHz, and highest gear speed) Continuous activation by external activation cabable10-bit resolution × 12 channels A/D conversion mode (with conversion time of 16.5 8 MHz, and highest gear speed) Continuous activation by external activation cabable					
External interrupt	2 independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge/both edges selectability Built-in analog noise canceller Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)					
Buzzer output			Hz selectable (at 8-l put to a high-voltag			

(Continued)

Part number Parameter	MB89143A	MB89144A	MB89144/5/6	MB89P147	MB89PV140	
Watchdog reset	Internal reset in 524 to 1049 ms (at 8 MHz oscillation) when the program runway occu					
8-bit PWM timer	No	one	8-bit timer opera	8-bit timer operation/8-bit resolution PWM operation		
12-bit MPG timer	None		12-bit resolution PWM operation/reload timer operation/ PPG operation			
Standby mode	Sleep mode, stop mode, and watch mode					
Process	CMOS					
Package	DIP-64P-M01		DIP-64 FPT-64	P-M01 IP-M06	MDP-64C-P02 MQP-64C-P01	
EPROM for use	MBM27C256/				MBM27C256A-20	
Operating voltage*	4.0 V to 6.0 V 2.7 V to 6.0 V					

* : Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89143A MB89144A MB89P147		MB89PV140
DIP-64P-M01	0	0	×
FPT-64P-M06	×	0	×
MDP-64C-P02	×	×	0
MQP-64C-P01	×	×	0

 \bigcirc : Available \times : Not available

*: Under examination for development

Note: For more information about each package, see section "■ Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89143A/144A, the upper half of the register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.

2. Functions

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following point:

• The A/D converter in the MB89143A/144A is an 8-bit resolution type. The MB89143A/144A contains neither the 8-bit PWM timer nor the 12-bit MPG timer.

3. Current Consumption

- In the case of the MB89PV140, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section "
Electrical Characteristics".)

4. Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "■ Mask Options."

Take particular care on the following point:

• A pull-up resistor option is not provided for the MB89PV140.

■ PIN ASSIGNMENT

	/
BZ ← 1	64 - Vcc
P67 - 2	63 - AVR
P66 - 3	62 - AVss
P65 🖛 🖂 4	61 - P00/AN0
P64 🖛 🖂 5	60 🗖 🔶 P01/AN1
P63 🖛 🗖 6	59 🗖 🔶 P02/AN2
P62 🗕 7	58 🖂 🔶 P03/AN3
P61 ← 8	57
P60 - 9	56 - P05/AN5
N.C. 10	55 P06/AN6
P57	54 P07/AN7
P56 ← 12 P55 ← 13	53
P55 - 13 P54 - 14	51 - P12
P53 - 15	50 - P13
P52 - 16	49 - P14
P51 ◄ ☐ 17	48 🗖 ←→ P15
P50 - 18	47 🗖 ←→ P16
P47 🖛 🖂 19	46 📥 ◀→► P17/ADST
P46 🗕 🖂 20	45 🗔 ◄→ P30/INT0
P45 🖛 🗖 21	44 🗔 ◀—► P31/INT1
P44 🖛 🗖 22	43
P43 - 23	42 - P33/SO
P42 - 24	41
P41 ← 25 P40 ← 26	40 P35/EC
P40 ← 26 P23 ← 27	39
$\frac{P23}{RST} \longleftarrow 27$	$38 \longrightarrow P37$ $37 \longrightarrow P20$
$MODA \longrightarrow \square 29$	37 → 120 36 → P21
	35 □ → P22
X1 → 31	34 🗖 🗕 P70/X0A
Vss 32	33
 When used as general-purpose ports, the P70/. 	

■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	e Function	
SDIP*	T in name	One dir type	i unction	
30	X0	A	Main clock oscillator pins	
31	X1		Use a crystal oscillator.	
29	MODA	В	Operating mode selection pin Connect directly to Vss in normal operation.	
28	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". This pin is with a noise canceller.	
54 to 61	P07/AN7 to P00/AN0	F	General-purpose I/O ports These ports are a hysteresis input type. Also serve as ar analog input.	
46	P17/ADST	Н	General-purpose I/O port This port is a hysteresis input type. Also serves as an A/D converter external activation.	
47 to 53	P16 to P10	Н	General-purpose I/O ports These ports are a hysteresis input type.	
34, 33	P70/X0A, P71/X1A	J	Selectable either general-purpose input ports or the subclock oscillator pins by the mask option. These ports are a hysteresis input type when used as general-purpose input ports.	
27, 35 to 37	P23 to P20	D	General-purpose output ports	
38, 39	P37, P36	н	General-purpose I/O ports These ports are a hysteresis input type.	
40	P35/EC		General-purpose I/O port This port is a hysteresis input type. Also serves as the external clock input for the 8/16-bit timer/counter.	
41	P34/SI		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial data input for the 8-bit serial interface.	
42	P33/SO		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial data output for the 8-bit serial interface.	
43	P32/SCK		General-purpose I/O port This port is a hysteresis input type. Also serves as the serial transfer clock for the 8-bit serial interface.	


* : DIP-64P-M01


(Continued) Å@

Pin no.	Pin name	Circuit type	Function	
SDIP*	SDIP*		Function	
44	P31/INT1	E	General-purpose I/O port This port is an N-ch open-drain outupt and hysteresis input type. Also serves as an external interrupt. The interrupt input is a hysteresis input type and with a built-in noise canceller.	
45	P30/INT0	1	General-purpose I/O port This port is a hysteresis input type. Also serves as an external interrupt. The interrupt input is a hysteresis input type and with a built-in noise canceller.	
1	BZ	G	Buzzer output-only pin P-ch high-voltage open-drain output port	
19 to 26, 11 to 18, 2 to 9	P47 to P40, P57 to P50, P67 to P60	G	P-ch high-voltage open-drain output port	
10	N.C.	—	Be sure to leave them open.	
64	Vcc	—	Power supply pin Also serves as an A/D converter power supply.	
32	Vss	_	Power supply (GND) pin	
63	AVR	—	A/D converter reference voltage input pin	
62	AVss	-	A/D converter power supply pin Use this pin at the same voltage as $V_{\rm SS}$.	

* : DIP-64P-M01

■ I/O CIRCUIT TYPE





■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{cc} or lower than V_{ss} is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V_{cc} and V_{ss}. (However, up to 7.0 V can be applied to P31/INT1 pin, regardless of V_{cc}.)

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.


5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency(50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset and wake-up from stop mode.


BLOCK DIAGRAM



CPU CORE

1. Memory Space

The microcontrollers of the MB89143A/144A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89143A/144A series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

✓ 16 bits →	Initial value
PC	: Program counter FFFDH
A	: Accumulator Undefined
Т	: Temporary accumulator Undefined
IX	: Index register Undefined
EP	: Extra pointer Undefined
SP	: Stack pointer Undefined
PS	: Program status I-flag = 0, IL1, 0 = 11 Other bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.


IL1	ILO	Interrupt level	High-low
0	0	1	High
0	1		
1	0	2	
1	1	3	Low = no interrupt

- N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.
- Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.
- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89143A/144A. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTE	Watchdog timer control register
0Ан	(R/W)	TBCR	Time-base timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	BUZR	Buzzer register
0Fн	(R/W)	EIC	External interrupt control register
10н	(R/W)	PDR4	Port 4 data register
11н	(R/W)	PDR5	Port 5 data register
12н	(R/W)	PDR6	Port 6 data register
13н	(R)	PDR7	Port 7 data register
14н			Vacancy
15н			Vacancy
16н			Vacancy
17н			Vacancy
18н	(R/W)	T3CR	Timer 3 control register
19н	(R/W)	T2CR	Timer 2 control register
1Ан	(R/W)	T3DR	Timer 3 data register
1Вн	(R/W)	T2DR	Timer 2 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Ен	(R/W)	ADC1	A/D converter control register 1
1Fн	(R/W)	ADC2	A/D converter control register 2

(Continued)

Address	Read/write	Register name	Register description	
20н	(R/W)	ADDH	A/D data register (H)	
21н	(R/W)	ADDL	A/D data register (L)	
22н	(W)	PCR0	Port input control register 0	
23н	(W)	PCR1	Port input control register 1	
24н to 7Вн			Vacancy	
7Сн	(W)	ILR1	Interrupt level setting register 1	
7Dн	(W)	ILR2	Interrupt level setting register 2	
7 Ен	(W)	ILR3	Interrupt level setting register 3	
7 Fн			Vacancy	

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Paramatar	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.		Remarks
Power supply voltage	V _{CC} AVR	Vss – 0.3	Vss + 7.0	V	AVR ≤ Vcc +0.3 ^{*1}
	VI1	Vss - 0.3	Vcc + 0.3	V	P00 to P07, P10 to P17, P30, P32 to P37, P70, P71
Input voltage	V _{I2}	Vss – 0.3	7	V	P31
	VI3	Vcc - 40	Vcc + 0.3	V	P40 to P47, P50 to P57, P60 to P67, BZ ²
Output valtage	V ₀₁	Vss - 0.3	Vcc + 0.3	V	P00 to P07, P10 to P17, P20 to P23, P30 to P37
Output voltage	V _{O2}	_	Vcc + 0.3	V	P40 to P47, P50 to P57, P60 to P67, BZ ^{*2}
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙοήαν	_	-75	mA	Averge value (operating current \times operation rate)
"H" level maximum output current	Іон		-12		P00 to P07, P30, P32 to P37, P10 to P17, P20 to P23
"H" level average output current	Іонал	_	-6	mA	Average value (operating current × operation rate)
"H" level maximum output current	Іон	_	-20		P40 to P47, P50 to P57, P60 to P67, BZ
"H" level average output current	Іонал	_	-10	mA	Average value (operating current × operation rate)
"L" level total maximum output current	ΣΙοι	_	50	mA	
"L" level total average output current	ΣΙοιαν	_	30	mA	Average value (operating current \times operation rate)
"L" level maximum output current	lol	_	12		P00 to P07, P10 to P17,
"L" level average output current	Iolav	_	6	mA	P20 to P23, P30 to P37
Power consumption	PD	—	470	mW	SDIP64 : DIP-64P-M01
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1: Take care so that AVR does not exceed V_{CC} + 0.3 V and V_{CC} , such as when power is turned on.

*2: V_I and V₀ must not exceed V_{CC} + 0.3 V.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks	
Falameter		Min.	Max.		Kemarks	
	Vcc	4.0*	6.0*	V	Normal operation assurance range* at highest gear speed	
Power supply voltage		3.5*	6.0*	V	Normal operation assurance range* at highest gear speed	
		2.5	6.0	V	When in watch mode or subclock operation mode	
		1.5	6.0	V	Retains the RAM state in stop mode	
A/D converter reference input voltage	AVR	0.0	Vcc	V		
Operating temperature	TA	-40	+85	°C		

* : These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/FcH.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

3. DC Characteristics

			(AVR = Vc		Value	<u> </u>			
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks	
"H" level input voltage	Vihs	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, RST, X1, MODA		0.8 Vcc	_	Vcc + 0.3	V		
"L" level input voltage	Vils	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, RST, X1, MODA		Vss – 0.3	_	0.2 Vcc	V		
Open-drain output pin application voltage	V _{D1}	P31	_	Vss – 0.3	_	7.0	V		
"H" level	Vон1	P00 to P07, P10 to P17, P20 to P23, P30 to P37	Iон = −2.0 mA	2.4	_	_	V	Except P31	
output voltage	Vон2	P40 to P47, P50 to P57, P60 to P67	Iон = −10 mA	3.0	_	_	V		
"L" level output voltage	Vol1	P00 to P07, P10 to P17, P20 to P23, P30 to P37	IoL = 1.8 mA	_	_	0.4	V		
	Vol2	RST	lo∟ = 4.0 mA	—		0.6	V		
Input leakage	ILI1	P00 to P07, P10 to P17, P30 to P37, P70, P71	0 V < V1 < Vcc	_	_	±5	μA	Except pins with pull-up resistor	
current	Ili2	P14 to P17, P32 to P37	V1 = 0.0 V	-200	-100	-50	μA	Only for pins with pull-up resistor	
Output leakage current	ILO1	P40 to P47, P50 to P57, P60 to P67	VI = Vcc - 35 V	_	_	-10	μA		
Pull-up resistance	Rpull	RST, P14 to P17, P32 to P37	V1 = 0.0 V	25	50	100	kΩ		
Power supply current	Icc1	Vcc	$\label{eq:constraint} \begin{array}{l} F_{CH} = 8 \mbox{ MHz}, \\ V_{CC} = 5.0 \mbox{ V}, \\ t_{inst} = 0.5 \mu s, \\ \mbox{when A/D conversion is} \\ stopped \end{array}$	_	9	15	mA		

 $(AVR = Vcc = 5.0 V, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

(Continued)

Demonster	Course had	D'a		_ <u>J.U V</u> , /	Value	5 – 0.0 V,		40°C to +85°C
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
lccz	Icc2		$\label{eq:Fch} \begin{array}{l} F_{CH} = 8 \mbox{ MHz}, \\ V_{CC} = 3.5 \mbox{ V}, \\ t_{inst} = 8.0 \mu \text{s}, \\ \mbox{when A/D conversion is} \\ \mbox{stopped} \end{array}$		1.5	2	mA	
	Iccs1		$ \begin{array}{c} F_{CH} = 8 \text{ MHz} \\ \Psi \\ V_{CC} = 5.0 \text{ V} \\ t_{inst} = 0.5 \mu \text{s} \end{array} $		3	7	mA	
	Iccs2		$ \begin{array}{c} \underset{l}{\overset{\bullet}{\overset{\bullet}{\overset{\bullet}}{\overset{\bullet}{\overset{\bullet}}{\overset{\bullet}{\overset{\bullet}$		1	1.5	mA	
	Iccl		F _{CL} = 32.768 kHz V _{CC} = 3.0 V Subclock mode	_	50	150	μA	
		F _{CL} = 32.768 kHz V _{CC} = 3.0 V Subclock mode	_	25	50	μA		
Power supply current	Vcc	 FcL = 32.768 kHz Vcc = 3.0 V Watch mode Main clock stop mode at dual-clock system 		3	15	μA		
	Іссн		 FcL = 32.768 kHz TA = +25°C Subclock stop mode Main clock stop mode at single-clock system 	_	_	10	μA	
Icca Ir Ir Irh	Ісса		$F_{CH} = 8 \text{ MHz},$ $V_{CC} = 5.0 \text{ V},$ $T_A = +25^{\circ}\text{C},$ $t_{inst} = 0.5 \mu\text{s},$ when A/D conversion is activated	_	11.5	19.5	mA	When the gear function is used, the power supply current varies with the measurement point.
		$F_{CH} = 8 \text{ MHz},$ $T_A = +25^{\circ}\text{C},$ when A/D conversion is activated		200		μΑ		
	Ігн	AVK	$F_{CH} = 8 \text{ MHz},$ $T_A = +25^{\circ}\text{C},$ when A/D conversion is stopped			10	μΑ	
Input capacitance	Сіл	Other than AVss, AVR, Vcc, and Vss	f = 1 MHz		10		pF	

 $(AVR = Vcc = 5.0 V. AVss = Vss = 0.0 V. T_A = -40^{\circ}C to +85^{\circ}C)$


Note: The power supply current is measured at the external clock.

4. AC Characteristics

(1) Reset Timing

	$(AVR = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$											
Parameter	Symbol	Condition		Value		Unit	Remarks					
	Symbol		Min.	Тур.	Max.		Remarks					
RST "L" pulse width	tzlzн	—	16 txcyl	—	—	ns						
RST noise limit width	t zlnc		20	40	60	ns						

Note: txcyL is the oscillation cycle (1/FcH) to input to the X0 pin.




(2) Power-on Reset

		40°C to 1950	\sim
(AVss = Vss =	0.0 v, IA =	-40 C 10 $+65$	U)


Parameter	Symbol	Condition	Value		Unit	Remarks
Farameter	Symbol	Condition	Min. Max.		Remarks	
Power supply rising time	tR	_	_	50	ms	Power-on reset function only
Power supply cut-off time	toff	_	1		ms	Due to repeated operations

Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




(3) Clock Timing

			(AVSS = VSS :										
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks					
Farameter	Symbol	F III	Condition	Min.	Тур.	Max.	Unit	Remains					
Clock frequency	Fсн	X0, X1	—	2	—	8	MHz						
Clock nequency	Fc∟	X0A, X1A	—		32.768		kHz						
Clock cycle time	txcyL	X0, X1	_	125	_	500	ns						
	t LXCYL	X0A, X1A	_		30.5		μs						
Input clock pulse	Р _{WH} Рw∟	X0	_	30	_		ns	External clock					
width	P _{WHL} P _{WLL}	X0A	_	_	15.2	_	ns	External clock					
Input clock rising/ falling time	tcr tcf	X0, X0A				10	ns	External clock					



 $(AV_{SS} = V_{SS} = 0.0 \text{ V} \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$



(4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle time tinst	tura	4/Есн, 8/Есн, 16/Есн, 32/Есн	μs	(4/FcH) tinst = 0.5 μs when operating at FcH = 8 MHz
	LINST	2/Fc∟	μs	t_{inst} = 61.036 μs when operating at F_{CL} = 32.768 kHz

Note: When operating at 8 MHz, the cycle varies with the set execution time.

(5) Serial I/O timing


		(4	AVR = Vcc = 5.0 V± ²	10%, AVss = \	/ss = 0.0 V, 7	Γ _Α = -40)°C to +85°C)
Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min.	Max.		itemarks
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs	
$SCK \downarrow \rightarrow SO$ time	t slov	SCK, SO	Internal shift	-200	200	ns	
Valid SI \rightarrow SCK \uparrow	tı∨sн	SI, SCK	clock mode	1/2 t _{inst} *		μs	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнıx	SCK, SI	-	1/2 t _{inst} *		μs	
Serial clock "H" pulse width	ts∺s∟	SCK		1 t _{inst} *		μs	
Serial clock "L" pulse width	t slsh	SCK	External shift	1 t _{inst} *		μs	
$SCK \downarrow \rightarrow SO$ time	tslov	SCK, SO	clock mode	0	200	ns	
Valid SI \rightarrow SCK \uparrow	tı∨sн	SI, SCK		1/2 t _{inst} *	_	μs	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнıx	SCK, SI		1/2 t _{inst} *		μs	


* : For information on tinst, see "(4) Instruction Cycle."



(6) Peripheral Input Timing

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
		ГШ	Condition	Min.	Max.		
Peripheral input "H" pulse width 1	tilih1	EC, ADST, INT0 to INT1	_	2 t _{inst}	_	μs	
Peripheral input "L" pulse width 1	tiHIL1	EC, ADST, INT0 to INT1	_	2 t _{inst}	_	μs	






(7) Peripheral Input Noise Limit Width

(AVR = Vcc = 5.0 V±10%, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol	Pin		Value		Unit	Remarks
	Symbol	FIII	Min.	Тур.	Max.		
Peripheral input "H" level noise limit width 1	tihnc1	INT1, INT0	50	100	250	ns	
Peripheral input "L" level noise limit width 1	tilnc1	INT1, INT0	50	100	250	ns	

Note: The minimum values is always canceled, while values over the maximum value are not canceled.




5. A/D Converter Electrical Characteristics

		(Vc	c = 5.0 V±1	0%, AVss = Vs	s = 0.0 V, Fсн =	= 8 MHz, T _A = -	-40°C	to +85°C)
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Farameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Unit	Reillarks
Resolution		_	—		_	8	bit	
Total error			_			±3.0	LSB	
Linearity error			_			±1.0	LSB	
Differential linearity error	_			_	_	±0.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	_	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	
Full-scale transition voltage	VFST	AN0 to AN7	_	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	mV	
Interchannel disparity	_	_	_	_	_	1.0	LSB	
A/D conversion time		_	—	_	44 t _{inst}	_	μs	
Sense mode conversion time	_	_	_	_	12 t _{inst}	_	μs	
Analog port input current	Iain	AN0 to AN7	AVR = Vcc = 5.0 V	_		10	μA	
Analog input voltage		AN0 to AN7	—	0	_	AVR	V	
Reference voltage		AVR	—	4.5	—	Vcc	V	
Reference-voltage supply current	IR	AVR	AVR = 5.0 V	_	200	_	μA	

Notes: • The smaller the | AVR – AVss |, the greater the error would become relatively.

 The output impedance of the external circuit for the analog input must satisfy the following conditions: Output impedance of the external circuit < Approx. 10 kΩ If the output impedance of the external circuit is too high, an analog voltage sampling time might be

If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = $22 \ \mu s$ at 8 MHz oscillation).



6. A/D Glossary

- Resolution Analog changes that are identifiable with the A/D converter
- Linearity error

The deviation of the straight line connecting the zero transition point ("0000 0000" \leftrightarrow "0000 0001") with the full-scale transition point ("1111 1111" \leftrightarrow "1111 1110") from actual conversion characteristics


Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error

The difference between actual and theoretical value

This error is caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise.



■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic:	Assembler notation of an instruction
~:	Number of instructions
#:	Number of bytes
Operation:	Operation of an instruction
TL, TH, AH:	A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
	 "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH immediately before the instruction is executed. 00 becomes 00.
N, Z, V, C:	An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code:	Code of an instruction. If an instruction is more than one code, it is written according to the following rule: Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F.

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
			•	16			NZVC	
MOV dir,A	3	2	$(\operatorname{dir}) \leftarrow (A)$	-	-	-		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	-	-	-		46
MOV ext,A	4	3	$(\text{ext}) \leftarrow (A)$	-	-	-		61
MOV @EP,A	3	1	((EP)) ← (A)	-	-	-		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	-	-		48 to 4F
MOV A,#d8	2	2	$(A) \leftarrow dB$	AL	-	-	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	-	-	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	-	-	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	-	-	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	-	-	++	92
MOV A,@EP	3	1	(A) ← ((EP))	AL	-	-	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	-	-	++	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	—	-	-		85
MOV @IX +off,#d8	5	3	((IX) +off) ← d8	-	-	-		86
MOV @EP,#d8	4	2	((EP)) ← d8	_	-	-		87
MOV Ri,#d8	4	2	(Ri) ← d8	—	-	-		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	-		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	-		D6
			$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	-	-		D4
MOVW @ÉP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	-		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	-		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
, -			$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A, EP	2	1	$(A) \leftarrow (EP)$	_	_	dH		F3
MOVW EP,#d16	3	3	$(EP) \leftarrow d16$	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,ÍX	2	1	(A) ́ ← (ÌX)́	_	_	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	_		E1
MOVW A,SP	2	1	$(A) \leftarrow (SP)$	_	_	dH		F1
MOV @A,T	3	1	$((A)) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	_	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	$(SP) \leftarrow d16$	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b \leftarrow 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 0$	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_	_		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_		dH		+5 F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_		dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		F0
	-							10

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	-	-	-	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	-	—	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	-	-	-	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + (\ (EP)\) + C$	—	-	—	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	—	-	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	—	-	-	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	—	-	—	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	—	-	—	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	—	-	—	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - (\ (IX) + off) - C$	-	-	-	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - (\ (EP)\) - C$	-	-	_	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	—	-	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	-	-	++++	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	—	-	-	+++-	C8 to CF
INCW EP	3	1	$(EP) \leftarrow (EP) + 1$	—	-	-		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	-	—		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	-	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	-	-	+++-	D8 toDF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	-	-	-		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	-	-	—		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	-	dH	++	D0
MULU A	19		$(A) \leftarrow (AL) \times (TL)$	-	-	dH		01
	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3 3	1	$(A) \leftarrow (A) \land (T)$	-	-	dH	++R-	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	-	-	dH	++R-	73
XORW A	2	1	$(A) \leftarrow (A) \forall (T)$	-	-	dH	+ + R –	53
CMP A CMPW A	2	1 1	(TL) - (AL)	_	_	_	++++	12 13
RORC A	2	1	(T) – (A)	_	_		++++	03
KURU A	2		ightarrow C ightarrow A	_	_	-	++-+	03
ROLC A	2	1	$\Box C \leftarrow A \leftarrow$	-	-	_	+ + - +	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	—	-	—	++++	15
CMP A,@EP	3	1	(A) – ((EP))	—	-	—	++++	17
CMP A,@IX +off	4	2	(A) – ((IX) +off)	-	-	-	++++	16
CMP A,Ri	3	1	(A) – (Ri)	—	-	-	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	—	-	-	++++	84
DAS	2	1	Decimal adjust for subtraction	—	-	-	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	-	-	-	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	-	-	-	+ + R –	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	—	-	-	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	-	-	-	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	—	-	-	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	-	-	-	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	-	-	-	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	-	-	-	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	-	-	-	+ + R –	65

Table 3	Arithmetic O	peration	Instructions	(62 instructions)	ļ
---------	--------------	----------	--------------	-------------------	---

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	-	_	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	-	-	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	-	-	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	-	-	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	-	-	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	-	-	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	-	-	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	-	-	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	-	-	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	-	-	_	++++	95
CMP @EP,#d8	4	2	((ÉP)) – d8	-	-	_	++++	97
CMP @IX +off,#d8	5	3	((IX) +off) – d8	-	-	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	-	-	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (ŚP) + 1	-	_	—		C1
DECW SP	3	1	(SP) ← (SP) – 1	-	-	—		D1

Table 4	Branch	Instructions	(17	instructions)

Mnemonic	~	#	Operation	TL	ΤН	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC \leftarrow PC + rel	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then PC \leftarrow PC + rel	-	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	_	_	-		F9
BNC/BHS rel	3	2	If C = 0 then PC \leftarrow PC + rel	-	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	-		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	-	_	_		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	-		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	-	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC \leftarrow PC + rel	-	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	-	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	-	_	_		E0
JMP ext	3	3	$(PC) \leftarrow ext$	-	_	_		21
CALLV #vct	6	1	Vector call	-	_	_		E8 to EF
CALL ext	6	3	Subroutine call	-	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	-	_	dH		F4
RET	4	1	Return from subrountine	_	—	-		20
RETI	6	1	Return form interrupt	-	-	-	Restore	30

Table 5 O	Other Instructions (9 instructions)
-----------	----------------------	-----------------

Mnemonic	~	#	Operation	TL	ТН	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		-	_	dH		50
PUSHW IX	4	1		-	_	-		41
POPW IX	4	1		-	_	-		51
NOP	1	1		_	-	_		00
CLRC	1	1		-	_	-	R	81
SETC	1	1		-	_	-	S	91
CLRI	1	1		-	_	_		80
SETI	1	1		-	-	-		90

To Top / Lineup / Index MB89143A/144A

■ INSTRUCTION MAP

L,	0	1	2	3	4	5	9	7	8	6	A	В	ပ	۵	ш	ш
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir:0	BBC dir:0,rel	INCW A	DECW A	Am @A	MOVW A,PC
-	MULU A	DIVU A	JMP addr16	CALL addr16	PUSHW	Mdod XI	MOV ext,A	MOW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW	DECW SP	MOWV SP,A	MOVW A,SP
2	ROLC A	CMP A	ADDC	SUBC A	XCH A, T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW	DECW	MOWV IX,A	MOVW A,IX
3	RORC A	CMPW A	ADDCW	SUBCWA	XCHW A, T	XORW A	ANDW A	orw A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW	DECW EP	MOWV EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,dir	A,dir	A,dir	A,dir	dir,A	A,dir	A,dir	A,dir	dir,#d8	dir,#d8	dir: 5	dir: 5,rel	A,dir	dir,A	SP#d16	A,SP
9	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOWV	XCHW
	A,@IX +d	A,@lX +d	A,@IX +d	A,@lX +d	@IX +d,A	A,@lX +d	A,@IX +d	A,@IX +d	@IX +d,#d8	@IX +d,#d8	dir:6	dir: 6,rel	A,@lX +d	@IX +d,A	IX,#d16	A,IX
7	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,@EP	A,@EP	A,@EP	A,@EP	@EP,A	A,@EP	A,@EP	A,@EP	@EP,#d8	@EP,#d8	dir: 7	dir: 7,rel	A,@EP	@EP,A	EP,#d16	A,EP
8	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNC
	A,R0	A,R0	A,R0	A,R0	R0,A	A,R0	A,R0	A,R0	R0,#d8	R0,#d8	dir: 0	dir: 0,rel	R0	R0	#0	rel
6	MOV	CMP	ADDC	SUBC	MOV	XOR	and	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BC
	A,R1	A,R1	A,R1	A,R1	R1,A	A,R1	A,R1	A,R1	R1,#d8	R1,#d8	dir: 1	dir: 1,rel	R1	R1	#1	rel
۷	MOV	CMP	ADDC	SUBC	MOV	XOR	and	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BP
	A,R2	A,R2	A,R2	A,R2	R2,A	A,R2	A,R2	A,R2	R2,#d8	R2,#d8	dir: 2	dir: 2,rel	R2	R2	#2	rel
В	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BN
	A,R3	A,R3	A,R3	A,R3	R3,A	A,R3	A,R3	A,R3	R3,#d8	R3,#d8	dir: 3	dir: 3,rel	R3	R3	#3	rel
U	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNZ
	A,R4	A,R4	A,R4	A,R4	R4,A	A,R4	A,R4	A,R4	R4,#d8	R4,#d8	dir: 4	dir: 4,rel	R4	R4	#4	rel
D	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BZ
	A,R5	A,R5	A,R5	A,R5	R5,A	A,R5	A,R5	A,R5	R5,#d8	R5,#d8	dir: 5	dir: 5,rel	R5	R5	#5	rel
ш	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BGE
	A,R6	A,R6	A,R6	A,R6	R6,A	A,R6	A,R6	A,R6	R6,#d8	R6,#d8	dir:6	dir: 6,rel	R6	R6	#6	rel
ш	MOV A,R7	CMP A,R7	ADDC A,R7	SUBC A,R7	MOV R7,A	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir: 7	BBS dir: 7,rel	INC R7	DEC R7	CALLV #7	BLT rel


■ MASK OPTIONS

No.	Part number Parameter	MB89143A/144A	MB89PV140		MB89P147V1
	Specification method	Specify when ordering masking	101	102	Set in EPROM
1	Clock mode selection Single-clock mode Dual-clock mode	Can be set	Single clock	Dual clock	Can be set
2	Pull-up resistors P14 to P17, P32 to P37	Specify by pin	Without pull- up resistor	Without pull- up resistor	Can be set per pin
3	Power-on reset With Without	With power-on rest	With power- on reset	With power- on reset	Can be set
4	Reset output With Without	Can be set	With reset output	With reset output	Can be set
5	Pull-down resistors P40 to P47 P50 to P57 P60 to P67	Without pull-down resistor	Without pull- down resistor	Without pull- down resistor	Without pull-down resistor

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89143AP MB89144AP	64-pin Plastic SH-DIP (DIP-64P-M01)	

PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.