

### M48Z512A M48Z512AY

# 4 Mb (512K x 8) ZEROPOWER<sup>®</sup> SRAM

- INTEGRATED LOW POWER SRAM, POWER-FAIL CONTROL CIRCUIT and BATTERY
- CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES
- 10 YEARS of DATA RETENTION in the ABSENCE of POWER
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48Z512A: 4.50V  $\leq$  V<sub>PFD</sub>  $\leq$  4.75V
  - M48Z512AY:  $4.20V \le V_{PFD} \le 4.50V$
- BATTERY INTERNALLY ISOLATED UNTIL POWER IS APPLIED
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 512K x 8 SRAMs

#### DESCRIPTION

The M48Z512A/512AY ZEROPOWER<sup>®</sup> RAM is a non-volatile 4,194,304 bit Static RAM organized as 524,288 words by 8 bits. The device combines an internal lithium battery, a CMOS SRAM and a control circuit in a plastic 32 pin DIP Module.

The ZEROPOWER RAM replaces industry standard SRAMs. It provides the nonvolatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

Table 1. S	ignal Names
------------	-------------

A0-A18	Address Inputs		
DQ0-DQ7	Data Inputs / Outputs		
Ē	Chip Enable		
G	Output Enable		
W	Write Enable		
V <sub>CC</sub>	Supply Voltage		
V <sub>SS</sub>	Ground		





Figure 1. Logic Diagram



Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off)	-40 to 85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-40 to 85	°C
T <sub>SLD</sub> <sup>(2)</sup>	Lead Soldering Temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or Output Voltages	-0.3 to 7	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 7	V

Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

2. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds). *CAUTION:* Negative undershoots below –0.3 volts are not allowed on any pin while in the Battery Back-up mode.

Table	3 0	peratin	a Ma	ndes
Table	J. U	νρειαιπ	y wic	Jues

Mode	V <sub>cc</sub>	E	G	W	DQ0-DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	High Z	Standby
Write	4.75V to 5.5V or	V <sub>IL</sub>	Х	VIL	D <sub>IN</sub>	Active
Read	4.5V to 5.5V	VIL	VIL	VIH	D <sub>OUT</sub>	Active
Read		VIL	VIH	VIH	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min)	Х	Х	Х	High Z	CMOS Standby
Deselect	$\leq V_{SO}$	Х	Х	Х	High Z	Battery Back-up Mode

**Notes**:  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO}$  = Battery Back-up Switchover Voltage.

#### Figure 2. DIP Pin Connections

A18	1	32 ] V <sub>CC</sub>
A16 [	2	31 🛛 A15
A14 [	3	30 🛛 A17
A12 [	4	29 🛛 👿
A7 [	5	28 🛛 A13
A6 [	6	27 🛛 A8
A5 [	7	26 🛛 A9
	8 M48Z512A	
A3 [	9 M48Z512AY	24]G
A2 [	10	23 🛛 A10
A1 [	11	22 🛛 Ē
A0 [	12	21 🛛 DQ7
DQ0 [	13	20 🛛 DQ6
DQ1 [	14	19 🛛 DQ5
DQ2 [	15	18 🛛 DQ4
Vss [	16	17 🛛 DQ3
	Ald	02044

#### **DESCRIPTION** (cont'd)


The M48Z512A/512AY has its own Power-fail Detect Circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operations brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the battery which sustains data until valid power returns.

#### **READ MODE**

The M48Z512A/512AY is in the Read Mode whenever  $\overline{W}$  (Write Enable) is high and  $\overline{E}$  (Chip Enable) is low. The device architecture allows ripplethrough access of data from eight of 4,194,304 locations in the static storage array. Thus, the unique address specified by the 19 Address Inputs defines which one of the 524,288 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t<sub>AVQV</sub>) after the last address input signal is stable, providing that the  $\overline{E}$  (Chip Enable) and  $\overline{G}$  (Output Enable) access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$ access times are not met, valid data will be avail-

Á7/





able after the later of Chip Enable Access time ( $t_{ELQV}$ ) or Output Enable Access Time ( $t_{GLQV}$ ). The state of the eight three-state Data I/O signals is controlled by  $\vec{E}$  and  $\vec{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the Address Inputs are changed while  $\vec{E}$  and  $\vec{G}$  remain low, output data will remain valid for Output Data Hold time ( $t_{AXQX}$ ) but will go indeterminate until the next Address Access.

#### WRITE MODE

The M48Z512A/512AY is in the Write Mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a write is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A write is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ .


The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of t<sub>EHAX</sub> from  $\overline{E}$  or t<sub>WHAX</sub> from  $\overline{W}$  prior to the initiation of another read or write cycle. Data-in must be valid t<sub>DVEH</sub> or t<sub>DVWH</sub> prior to the end of write and remain valid for t<sub>EHDX</sub> or t<sub>WHDX</sub> afterward.  $\overline{G}$  should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$  will disable the outputs t<sub>WLQZ</sub> after  $\overline{W}$  falls.

#### Table 4. AC Measurement Conditions

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that Output Hi-Z is defined as the point where data is no longer driven.

#### Figure 4. AC Testing Load Circuit



#### M48Z512A, M48Z512AY

#### Table 5. Capacitance <sup>(1, 2)</sup>

 $(T_A = 25 \ ^{\circ}C, f = 1 \ MHz)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
CIN	Input Capacitance	$V_{IN} = 0V$		10	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / Output Capacitance	V <sub>OUT</sub> = 0V		10	pF

Notes: 1. Effective capacitance measured with power supply at 5V. 2. Sampled only, not 100% tested. 3. Outputs deselected

#### Table 6. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

Symbol	Parameter	Test Condition	Min	Мах	Unit
ILI <sup>(1)</sup>	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μA
$I_{LO}$ <sup>(1)</sup>	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±1	μΑ
Icc	Supply Current	$\overline{E} = V_{IL}$ , Outputs open		115	mA
Icc1	Supply Current (Standby) TTL	E = VIH		10	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} \geq V_{CC} - 0.2V$		5	mA
VIL	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		V

Note: 1. Outputs deselected.

### Table 7. Power Down/Up Trip Points DC Characteristics <sup>(1)</sup>

 $(T_A = 0 \text{ to } 70^{\circ}\text{C})$ 

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>PFD</sub>	Power-fail Deselect Voltage (M48Z512A)	4.5	4.6	4.75	V
V <sub>PFD</sub>	Power-fail Deselect Voltage (M48Z512AY)	4.2	4.3	4.5	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage		3		V
t <sub>DR</sub> <sup>(2)</sup>	Data Retention Time	10			YEARS

57

Notes: 1. All voltages referenced to V<sub>SS</sub>. 2. At 25°C


# Table 8. Power Down/Up Mode AC Characteristics $(T_A = 0 \text{ to } 70^{\circ}C)$

	3)			
Symbol	Parameter	Min	Max	Unit
t <sub>F</sub> <sup>(1)</sup>	$V_{\text{PFD}}$ (max) to $V_{\text{PFD}}$ (min) $V_{\text{CC}}$ Fall Time	300		μs
t <sub>FB</sub> <sup>(2)</sup>	$V_{\text{PFD}}$ (min) to $V_{\text{SO}}V_{\text{CC}}$ Fall Time	10		μs
t <sub>WP</sub>	Write Protect Time from $V_{CC} = V_{PFD}$	40	150	μs
t <sub>R</sub>	$V_{\text{SO}}$ to $V_{\text{PFD}}$ (max) $V_{\text{CC}}$ Rise Time	0		μs
t <sub>ER</sub>	E Recovery Time	40	120	ms

Notes: 1. V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200 μs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

2.  $V_{\text{PFD}}$  (min) to  $V_{\text{SO}}$  fall time of less than  $t_{\text{FB}}$  may cause corruption of RAM data.







#### Table 9. Read Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

			M48Z512A / M48Z512AY				
Symbol	Parameter	-70		-85		Unit	
		Min	Max	Min	Max		
t <sub>AVAV</sub>	Read Cycle Time	70		85		ns	
t <sub>AVQV</sub> <sup>(1)</sup>	Address Valid to Output Valid		70		85	ns	
t <sub>ELQV</sub> <sup>(1)</sup>	Chip Enable Low to Output Valid		70		85	ns	
t <sub>GLQV</sub> <sup>(1)</sup>	Output Enable Low to Output Valid		35		45	ns	
t <sub>ELQX</sub> <sup>(2)</sup>	Chip Enable Low to Output Transition	5		5		ns	
t <sub>GLQX</sub> <sup>(2)</sup>	Output Enable Low to Output Transition	5		5		ns	
t <sub>EHQZ</sub> <sup>(2)</sup>	Chip Enable High to Output Hi-Z		30		35	ns	
t <sub>GHQZ</sub> <sup>(2)</sup>	Output Enable High to Output Hi-Z		20		25	ns	
taxqx <sup>(1)</sup>	Address Transition to Output Transition	5		5		ns	

Notes: 1.  $C_L = 100pF$  (see Figure 4). 2.  $C_L = 5pF$  (see Figure 4)





57

**Note:** Chip Enable  $(\overline{E})$  and Output Enable  $(\overline{G})$  = Low, Write Enable  $(\overline{W})$  = High.




Figure 7. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms

**Note:** Write Enable  $(\overline{W})$  = High.

#### DATA RETENTION MODE

With valid V<sub>CC</sub> applied, the M48Z512A/512AY operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself t<sub>WP</sub> after V<sub>CC</sub> falls below V<sub>PFD</sub>. All outputs become high impedance, and all inputs are treated as "don't care."

If power fail detection occurs during a valid access, the memory cycle continues to completion. If the memory cycle fails to terminate within the time  $t_{WP}$ , write protection takes place. When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal energy source which preserves data.

The internal coin cell will maintain data in the M48Z512A/512AY after the initial application of V<sub>CC</sub> for an accumulated period of at least 10 years when V<sub>CC</sub> is less than V<sub>SO</sub>. As system power returns and V<sub>CC</sub> rises above V<sub>SO</sub>, the battery is disconnected, and the power supply is switched to external V<sub>CC</sub> write protection continues for t<sub>ER</sub> after V<sub>CC</sub> reaches V<sub>PFD</sub> to allow for processor stabilization. After t<sub>ER</sub>, normal RAM operation can resume.

For more information on Battery Storage Life refer to the Application Note AN1012

#### Table 10. Write Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

Symbol	Parameter	M48Z512A / M48Z512AY				
		-70		-85		Unit
		Min	Max	Min	Max	
tavav	Write Cycle Time	70		85		ns
t <sub>AVWL</sub>	Address Valid to Write Enable Low	0		0		ns
t <sub>AVEL</sub>	Address Valid to Chip Enable Low	0		0		ns
twlwh	Write Enable Pulse Width	55		65		ns
t <sub>ELEH</sub>	Chip Enable Low to Chip Enable High	55		75		ns
t <sub>WHAX</sub>	Write Enable High to Address Transition	5		5		ns
t <sub>EHAX</sub>	Chip Enable High to Address Transition	15		15		ns
t <sub>DVWH</sub>	Input Valid to Write Enable High	30		35		ns
t <sub>DVEH</sub>	Input Valid to Chip Enable High	30		35		ns
twhox	Write Enable High to Input Transition	0		0		ns
t <sub>EHDX</sub>	Chip Enable High to Input Transition	10		10		ns
t <sub>WLQZ</sub> (1,2)	Write Enable Low to Output Hi-Z		25		30	ns
t <sub>AVWH</sub>	Address Valid to Write Enable High	65		75		ns
t <sub>AVEH</sub>	Address Valid to Chip Enable High	65		75		ns
t <sub>WHQX</sub> <sup>(1,2)</sup>	Write Enable High to Output Transition	5		5		ns


Notes: 1. C∟= 5pF (see Figure 4).

2. If E goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high-impedance state.

### POWER SUPPLY DECOUPLING and UNDER-SHOOT PROTECTION

I<sub>CC</sub> transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu$ F (as shown in Figure 8) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one Volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommeded to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.



**A**7/

#### Figure 8. Supply Voltage Protection





Figure 9. Write Enable Controlled, Write AC Waveforms

**Note:** Output Enable  $(\overline{G})$  = High.








#### M48Z512A, M48Z512AY

#### **ORDERING INFORMATION SCHEME**




Note: 1. Contact Sales Offices for availability of Extended Temperature.

For a list of available options (Speed, Package, etc.) or for further information or any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

Symb	mm		inches			
Cynib	Тур	Min	Max	Тур	Min	Мах
А		9.27	9.52		0.365	0.375
A1		0.38	-		0.015	-
В		0.43	0.59		0.017	0.023
С		0.20	0.33		0.008	0.013
D		42.42	43.18		1.670	1.700
E		18.03	18.80		0.710	0.740
e1		2.30	2.81		0.090	0.110
e3		34.43	42.08		1.355	1.656
eA		14.99	16.00		0.590	0.630
L		3.05	3.81		0.120	0.150
S		1.91	2.79		0.075	0.110
Ν		32			32	

PMDIP32 - 32 pin Plastic DIP Module

PMDIP32



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1998 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

