



M29W800AT M29W800AB

8 Mbit (1Mb x8 or 512Kb x16, Block Erase) Low Voltage Single Supply Flash Memory


DATA BRIEFING

- 2.7V to 3.6V SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS
- FAST ACCESS TIME: 80ns
- FAST PROGRAMMING TIME: 10 μ s typical
- PROGRAM/ERASE CONTROLLER (P/E.C.)
 - Program Byte-by-Byte or Word-by-Word
 - Status Register bits and Ready/Busy Output
- SECURITY PROTECTION MEMORY AREA
- MEMORY BLOCKS
 - Boot Block (Top or Bottom location)
 - Parameter and Main blocks
- BLOCK, MULTI-BLOCK and CHIP ERASE
- MULTI BLOCK PROTECTION/TEMPORARY UNPROTECTION MODES
- ERASE SUSPEND and RESUME MODES
 - Read and Program another Block during Erase Suspend
- LOW POWER CONSUMPTION
 - Stand-by and Automatic Stand-by
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- 20 YEARS DATA RETENTION
 - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 0020h
 - Device Code, M29W800AT: 00D7h
 - Device Code, M29W800AB: 005Bh


DESCRIPTION

The M29W800A is a non-volatile memory that may be erased electrically at the block or chip level and programmed in-system on a Byte-by-Byte or Word-by-Word basis using only a single 2.7V to 3.6V V_{CC} supply. For Program and Erase operations the necessary high voltages are generated internally. The device can also be programmed in standard programmers.

The array matrix organisation allows each block to be erased and reprogrammed without affecting other blocks. Blocks can be protected against programming and erase on programming equipment, and temporarily unprotected to make changes in the application. Each block can be programmed and erased over 100,000 cycles.




Logic Diagram




M29W800AT, M29W800AB

TSOP Pin Connections




Warning: NC = Not Connected.

TSOP Reverse Pin Connections



Warning: NC = Not Connected.


SO Pin Connections



Signal Names


A0-A18	Address Inputs
DQ0-DQ7	Data Input/Outputs, Command Inputs
DQ8-DQ14	Data Input/Outputs
DQ15A-1	Data Input/Output or Address Input
\bar{E}	Chip Enable
\bar{G}	Output Enable
\bar{W}	Write Enable
R \bar{P}	Reset / Block Temporary Unprotect
R \bar{B}	Ready/Busy Output
BYTE	Byte/Word Organisation
V _{CC}	Supply Voltage
V _{SS}	Ground

FPGA Package Ball Out (Top View)



Warning: NC = Not Connected.

ORDERING INFORMATION SCHEME



Devices are shipped from the factory with the memory content erased (to FFFFh).

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.