#  

## Overview

The LC5822, LC5823, and LC5824 are CMOS microcontrollers that feature the low-voltage operation required for battery-power applications and that provide $4 \mathrm{~KB}, 6 \mathrm{~KB}$, or 8 KB of ROM, 1 kilobit of RAM, and an LCD driver.

These microcontrollers support an instruction set based on that of the earlier LC5800, LC5812, and LC5814 for excellent efficiency in software development.

## Applications

- LCD display in multi-function watches, timers, and other products
- Control and LCD display in timers
- Control and LCD display in miniature test equipment, health maintenance equipment, and other products
- These microcontrollers are optimal for products that include an LCD display, especially battery powered products.

Wide Allowable Operating Ranges

| Power <br> options <br> supply | Cycle <br> times | Supply <br> voltage <br> range | Notes |
| :---: | :---: | :---: | :--- |
| EXT-V | $10 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=2.3$ to 3.6 V | When an 800-kHz ceramic <br> oscillator is used |
| EXT-V | $20 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=2.3$ to 3.6 V | When an 400-kHz ceramic <br> oscillator is used |
| EXT-V | $61 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=2.3$ to 3.6 V | When an $65-\mathrm{kHz}$ crystal oscillator <br> is used |
| EXT-V | $122 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=2.0$ to 3.6 V | When an 32-kHz crystal oscillator <br> is used |
| Li | $122 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=2.6$ to $3.6 \mathrm{~V} *$ | When an 32-kHz crystal oscillator <br> is used |
| Ag | $122 \mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=1.3$ to 1.65 V | When an 32-kHz crystal oscillator <br> is used |

## Features

- These microcontrollers are high-end versions of the LC5800 and provide the following features.

Low Current Drain * In halt mode (typical)

- Ceramic oscillator $400 \mathrm{kHz}(3.0 \mathrm{~V}) 200 \mu \mathrm{~A}$
- Crystal oscillator 32 kHz ( $1.5 \mathrm{~V}, \mathrm{Ag}$ specifications) $3.0 \mu \mathrm{~A}$ (LCD biases other than 1/3) $4.5 \mu \mathrm{~A}$ (LCD drive: 1/3 bias)
- Crystal oscillator 32 kHz ( 3.0 V , Li specifications) $2.0 \mu \mathrm{~A}$ (LCD biases other than 1/3) $6.0 \mu \mathrm{~A}$ (LCD drive: $1 / 3$ bias)

Timer and Counter Functions

- One 8-bit programmable timer (May be used as an event counter)
- One 8 -bit programmable reload timer
- Time base timer (for clocks)
- Watchdog timer
- 8-bit serial I/O (3-pin synchronous system)

Standby Functions

- Clock standby function (halt mode)

Only the oscillator circuits, the divider circuit, and the LCD driver operate. All other internal operations are stopped. This provides a power-saving function in which current drain is minimized, and allows a clock function to be implemented easily with low power dissipation. Furthermore, low-speed and high-speed modes can be implemented by setting the operating modes of the two oscillator circuits.

- Full standby function (hold mode)
- Halt mode can be cleared by any of two external and two internal interrupts.

Note*: When the backup flag is set, the BAK pin is connected to $\mathrm{V}_{\mathrm{DD}}$.

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Improved I/O Functions

- External interrupt pins
- Input pins that can clear halt mode: 10 pins (maximum)
- Input ports with input resistors that can be controlled from software: 8 pins (maximum)
- Pins with a function that prevents the input port floating state: 8 pins (maximum)
- LCD drive pins: 4 pins (common), 42 pins (segment outputs)
- General-purpose I/O ports:

16 pins (when all 4 P port pins are used)

- General-purpose inputs: 8 pins
- General-purpose outputs (1): 1 pin (the ALM pin)
- General-purpose outputs (2): 42 pins (when all 42 of the LCD segment outputs are switched over to function as general-purpose outputs)
- 8-bit serial output port:

1 set (3 pins: output, input, and clock)

Functional Overview

- Program ROM: $4096 \times 16$ bits LC5824
$3072 \times 16$ bits LC5823
$2048 \times 16$ bits LC5822
- Internal RAM: $256 \times 4$ bits
- All instructions execute in a single cycle.
- Extensive set of interrupt functions for clearing halt and hold mode
- 8 halt mode clearing functions
- 5 hold mode clearing functions
- 6 interrupt functions
- Subroutines can be nested up to 8 levels (Specialpurpose registers that are shared with the interrupt function are built in.)
- Powerful hardware to increase system processing capacity
- Segment port related hardware

> Built-in segment PLA circuit
> Built-in segment decoder

Support for six different LCD drive specifications Outputs can be switched to CMOS levels

- Built-in 8-bit synchronous serial I/O circuit
- 8-bit read/write timer (plus a separate 8 -bit prescaler; can be used as and event counter)
- 8-bit reload timer (plus built-in 8-bit prescaler)
- Built-in 8-bit prescaler (for use with timer 1, timer 2, and the serial counter)
- All of RAM can be used a working area (RAM bank system)
- Dedicated data pointer register for RAM access
- 15-stage divider circuit for clocks (also used as the LCD voltage alternation frequency generator)
- 8-bit table reference function (reads 8-bit ROM data)
- Chattering prevention circuit (on two ports)
- Alarm signal generation circuit
- LCD panel drive output pins with high flexibility (42 pins)

| Drive system | Number of driven segments | Required number of common pins |
| :--- | :---: | :---: |
| bias $\cdot$ duty | 168 segments | 4 pins |
| bias $\cdot$ duty | 126 segments | 3 pins |
| bias $\cdot$ duty | 168 segments | 4 pins |
| bias $\cdot$ duty | 126 segments | 3 pins |
| bias $\cdot$ duty | 84 segments | 2 pins |
| Static drive | 42 segments | 1 pin |

- The LCD output pins can be switched to function as general-purpose outputs.
CMOS/p-channel/n-channel type combinations: Up to 42 pins
- An alternation frequency appropriate for the LCD panel used can be selected.
- An oscillator appropriate for your system's specifications can be selected.
- A 32- or $65-\mathrm{kHz}$ crystal oscillator can be selected (Used when a clock function is required or for low current drain operation.)
- A ceramic oscillator with a frequency from 400 kHz to 2 MHz can be selected (when high-speed operation is required.)
Available delivery formats: QIP-80 and chip


## Package Dimensions

unit: mm
3174-QFP80E


Pin Assignment


## Pad Arrangement

Chip size: $4.92 \mathrm{~mm} \times 5.15 \mathrm{~mm}$
Pad size: $120 \mu \mathrm{~m} \times 120 \mu \mathrm{~m}$
Chip thickness $480 \mu \mathrm{~m}$ (chip specifications)


Pad Coordinates

| PAD No. | Pin |  | Coordinates |  |
| :---: | :--- | ---: | ---: | :---: |
|  | $\mathrm{X}_{\mu \mathrm{m}}$ | $\mathrm{Y}_{\mu \mathrm{m}}$ |  |  |
| 60 | Seg 22 | -2030 | -2178 |  |
| 61 | Seg 23 | -1850 | -2178 |  |
| 62 | Seg 24 | -1670 | -2178 |  |
| 63 | Seg 25 | -1490 | -2178 |  |
| 64 | Seg 26 | -1310 | -2178 |  |
| 65 | Seg 27 | -1130 | -2178 |  |
| 66 | Seg 28 | -950 | -2178 |  |
| 67 | Seg 29 | -770 | -2178 |  |
| 68 | Seg 30 | -590 | -2178 |  |
| 69 | Seg 31 | -410 | -2178 |  |
| 70 | Seg 32 | -230 | -2178 |  |
| 71 | Seg 33 | -50 | -2178 |  |
| 72 | Seg 34 | 122 | -2178 |  |
| 73 | Seg 35 | 302 | -2178 |  |
| 74 | Seg 36 | 482 | -2178 |  |
| 75 | Seg 37 | 662 | -2178 |  |
| 76 | Seg 38 | 842 | -2178 |  |
| 77 | Seg 39 | 1022 | -2178 |  |
| 78 | Seg 40 | 1202 | -2178 |  |
| 79 | Seg 41 | 1382 | -2178 |  |
| 80 | Seg 42 | 1562 | -2178 |  |
| 81 | XC | 1774 | -2178 |  |
| 82 | XTOUT | 1954 | -2178 |  |
| 83 | XTIN | 2134 | -2178 |  |
| 1 | V $_{\text {DD }}$ | 2257 | -1959 |  |
| 2 | V SS | 2257 | -1779 |  |
| 3 | CFIN/P1 | 2257 | -1599 |  |
| 4 | CFOUT/P2 | 2257 | -1402 |  |
|  |  |  |  |  |


| PAD No. | Pin |  | Coordinates |  |
| :---: | :--- | ---: | ---: | :---: |
|  |  | $\mathrm{X}_{\mu \mathrm{m}}$ | $\mathrm{Y} \mu \mathrm{m}$ |  |
| 5 | V $_{\text {DD }}$ 3 | 2257 | -1212 |  |
| 6 | V $_{\text {DD }}$ 2/BAK | 2257 | -1032 |  |
| 7 | V $_{\text {DD }} 1$ | 2257 | -852 |  |
| 8 | ALM | 2257 | -601 |  |
| 9 | SO1 | 2257 | -419 |  |
| 10 | SO2 I/O port | 2257 | -236 |  |
| 11 | SO3 I/O port | 2257 | 56 |  |
| 12 | SO4 I/O port | 2257 | 132 |  |
| 13 | M1 | 2257 | 364 |  |
| 14 | M2 I/O port | 2257 | 544 |  |
| 15 | M3 I/O port | 2257 | 724 |  |
| 16 | M4 I/O port | 2257 | 904 |  |
| 17 | RES I/O port | 2257 | 1636 |  |
| 18 | Test | 2330 | 1998 |  |
| 19 | Test | 2330 | 2178 |  |
| 20 | TST | 2150 | 2178 |  |
| 21 | CUP1 | 1970 | 2178 |  |
| 22 | CUP2 | 1790 | 2178 |  |
| 23 | Seg 1 | 1606 | 2178 |  |
| 24 | Seg 2 | 1426 | 2178 |  |
| 25 | Seg 3 | 1246 | 2178 |  |
| 26 | Seg 4 | 1066 | 2178 |  |
| 27 | Seg 5 | 886 | 2178 |  |
| 28 | Seg 6 | 706 | 2178 |  |
| 29 | Seg 7 | 526 | 2178 |  |
| 30 | Seg 8 | 346 | 2178 |  |
| 31 | Seg 9 | -166 | 2178 |  |
| 32 | Seg 10 | 2178 |  |  |
|  |  |  |  |  |


| PAD No. | Pin | Coordinates |  |
| :---: | :--- | ---: | ---: |
|  | $\mathrm{X}_{\mu \mathrm{m}}$ | $\mathrm{Y} \mu \mathrm{m}$ |  |
| 33 | Seg 11 | -194 | 2178 |
| 34 | Seg 12 | -374 | 2178 |
| 35 | Seg 13 | -546 | 2178 |
| 36 | Seg 14 | -726 | 2178 |
| 37 | Seg 15 | -906 | 2178 |
| 38 | Seg 16 | -1086 | 2178 |
| 39 | Seg 17 | -1266 | 2178 |
| 40 | Seg 18 | -1446 | 2178 |
| 41 | Seg 19 | -1626 | 2178 |
| 42 | Seg 20 | -1806 | 2178 |
| 43 | Seg 21 | -1986 | 2178 |
| 44 | COM1 | -2270 | 1871 |
| 45 | COM2 | -2270 | 1628 |
| 46 | S1 | -2270 | 1367 |
| 47 | S2 Input port | -2270 | 1140 |
| 48 | S3 Input port | -2270 | 960 |
| 49 | S4 Input port | -2270 | 734 |
| 50 | K1 | -2270 | 328 |
| 51 | K2 Input port | -2270 | 88 |
| 52 | K3 Input port | -2270 | -140 |
| 53 | K4 Input port | -2270 | -380 |
| 54 | A1 | -2270 | -593 |
| 55 | A2 I/O ports | -2270 | -773 |
| 56 | A3 I/O ports | -2270 | -953 |
| 57 | A4 I/O ports | -2270 | -1133 |
| 58 | COM3/P3 | -2270 | -1602 |
| 59 | COM4/P4 | -2270 | -1846 |
|  |  |  |  |
|  |  |  |  |

Note: - The pin numbers are the QIP-80E mass-production package pin numbers.

- The test pin (TST) must be connected to $\mathrm{V}_{\mathrm{SS}}$
- Pads number 42 and 43 in the chip version must be left open.
- Do not use solder dip techniques to mount the QIP-80E package version.
- In the chip version, the substrate must be either connected to $\mathrm{V}_{\mathrm{SS}}$ or left open.

System Block Diagram


RAM: Data memory
ROM: Program memory
DP: Data pointer register
BNK: Bank register
APG: RAM page flag
AC: Accumulator
ALU: Arithmetic and logic unit
B: B register
OPG: ROM page flag

PC: Program counter
IR: Instruction register
STS1: Status register 1
STS2: Status register 2
STS3: Status register 3
STS4: Status register 4
PLA: Programmed logic array used for segment data and strobe functions
WAIT.C: Wait time counter

Pin Functions

| Pin No. | Pin | 1/O | Function |  |  |  |  |  |  | Options | Status at reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 24 \\ & 25 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{SS}} \end{aligned}$ | - | Power supply |  |  |  |  |  |  |  |  |
| 30 29 28 | $\begin{gathered} V_{D D} 1 \\ V_{D D} 2 / B A K \\ V_{D D} 3 \end{gathered}$ |  |  | Supply |  | $1 / 3$ <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 1 | NONEIL. 12 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 | EXTV <br> $1 / 2$ <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 | $\begin{array}{l\|} \hline 1 / 3 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ \hline \end{array}$ | - Ag specifications <br> - Li specifications <br> - EXT-V specifications |  |
| $\begin{aligned} & 42 \\ & 43 \end{aligned}$ | CUP1 CUP2 | - | Connections of the LCD power supply step-up (step-down) capacitors |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 26 \\ & 27 \end{aligned}$ | $\begin{aligned} & \text { CFIN } \\ & \text { CFOUT } \end{aligned}$ | Input Output | System clock oscillator connections <br> - Ceramic element connections (CF specifications) <br> - RC component connections (RC specifications) <br> *: This oscillator circuit is stopped when a STOP or SLOW instruction is executed. |  |  |  |  |  |  | - CF specifications <br> - RC specifications <br> - Unused |  |
| $\begin{aligned} & 23 \\ & 22 \end{aligned}$ | $\begin{aligned} & \text { XTIN } \\ & \text { XTOUT } \end{aligned}$ | Input Output | Used for reference counting (clock specifications, LCD alternation frequency) and as the system clock. <br> -32-kHz crystal oscillator <br> - $65-\mathrm{kHz}$ crystal oscillator <br> *: This oscillator circuit is stopped when a STOP instruction is executed. |  |  |  |  |  |  | -32-kHz specifications <br> - $65-\mathrm{kHz}$ specifications <br> - $38-\mathrm{kHz}$ specifications <br> - Unused |  |
| - | XC | - | Used for the phase compensation capacitor connected between this pin and XTOUT and XTIN. This pin is only used in the chip product. |  |  |  |  |  |  |  |  |
| 67 68 69 70 | $\begin{aligned} & \text { S1 } \\ & \text { S2 } \\ & \text { S3 } \\ & \text { S4 } \end{aligned}$ | Input | Input-only port <br> - Input pins used to acquire input data to RAM <br> - 1.95 -ms and 7.8 -ms chattering exclusion circuits included. <br> - Pull-down resistors are built in. <br> Note: the 1.95 ms and 7.8 ms values are for $\mathrm{a} \varnothing 0$ of 32.768 kHz . |  |  |  |  |  |  | - Presence or absence of low-level hold transistors | - Pull-down resistors enabled <br> Note: After a reset is cleared, these pins go to the floating state. |
| 71 72 73 74 | $\begin{aligned} & \text { K1 } \\ & \text { K2 } \\ & \text { K3 } \\ & \text { K4 } \end{aligned}$ | Input | Input-only port <br> - Input pins used to acquire input data to RAM <br> $\cdot 1.95-\mathrm{ms}$ and 7.8 -ms chattering exclusion circuits included. <br> - Pull-down resistors are built in. <br> Note: the 1.95 ms and 7.8 ms values are for a $\varnothing 0$ of 32.768 kHz . |  |  |  |  |  |  | - Presence or absence of low-level hold transistors | - Pull-down resistors enabled <br> Note: After a reset is cleared, these pins go to the floating state. |
| 36 37 38 39 | $\begin{aligned} & \text { M1 } \\ & \text { M2 } \\ & \text { M3 } \\ & \text { M4 } \end{aligned}$ | I/O | I/O port <br> - Input pins used to acquire input data to RAM. <br> - Output pins used to output RAM data. <br> - M4 is also used as the TM1 external clock input in TM1 mode 3. <br> - M3 is also used for HEF8 halt mode clear control. <br> *: The minimum period for clock signal inputs is twice the cycle time <br> - Pull-down resistors are built in. |  |  |  |  |  |  | - Presence or absence of low-level hold transistors <br> - Output type: CMOS or p-channel | - Pull-down resistors enabled <br> Note: After a reset is cleared, these pins go to the floating state. <br> - Input mode <br> - The output latch data is set to 1 . |
| 26 27 79 80 | $\begin{aligned} & \text { P1 } \\ & \text { P2 } \\ & \text { P3 } \\ & \text { P4 } \end{aligned}$ | I/O | I/O port <br> - Input pins used to acquire input data to RAM. <br> - Output pins used to output RAM data. <br> - Pull-down resistors are built in. |  |  |  |  |  |  | The same as those for M1 to M4. However, only for valid ports. | The same as those for M1 to M4. However, only for valid ports. |
| $\begin{aligned} & 76 \\ & 77 \\ & 78 \\ & 79 \end{aligned}$ | $\begin{aligned} & \text { A1 } \\ & \text { A2 } \\ & \text { A3 } \\ & \text { A4 } \end{aligned}$ | I/O | I/O port <br> - Input pins used to acquire input data to RAM. <br> - Output pins used to output RAM data. <br> - Pull-down resistors are built in. <br> - A1 is also used as the external interrupt request control input signal (INT). |  |  |  |  |  |  | The same as those for M1 to M4. | The same as those for M1 to M4. |

Continued on next page.

Continued from preceding page.

| Pin No. | Pin | 1/O | Function |  |  |  |  | Options | Status at reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32 33 34 35 | $\begin{aligned} & \text { SO1 } \\ & \text { SO2 } \\ & \text { SO3 } \\ & \text { SO4 } \end{aligned}$ | I/O | I/O port <br> - Input pins used to acquire input data to RAM. <br> - Output pins used to output RAM data. <br> - Pull-down resistors are built in. <br> SO1 to SO3 are also used as the serial interface pins. <br> - The serial interface function can be selected under program control. <br> - Pin functions: <br> SO1: Serial input <br> SO2: Serial output <br> SO3: Serial clock <br> The serial clock can be taken from either internal or external sources, and can be set up to detect either rising or falling edges under program control. |  |  |  |  | Identical to M1 through M4 | Identical to M1 through M4 |
| 31 | ALM | Output | Output-only pin <br> - A signal modulated by $\varnothing 0$, $\varnothing 3$, or $\varnothing 4$ can be output under program control. |  |  |  |  |  | Low-level output |
| 40 | RES | Input | IC internal reset input <br> - The program counter is set to point to location 00 H . <br> - The reset input level can be set to be either high or low. <br> - Either a pull-up or a pull-down resistor is built in. <br> Note: Applications must apply the reset signal level for at least $500 \mu \mathrm{~s}$ to effect a reset. |  |  |  |  | - Selection of a pull-up or pull-down resistor <br> - Selection of active-low or active-high reset logic |  |
| 44 64 1 21 | Seg 22 Seg 21 Seg 22 Seg 42 | Output | LCD panel drive outputs/general-purpose outputs <br> - LCD panel drive <br> (1) Static <br> (2) $1 / 2$ bias $1 / 2$ duty <br> (3) $1 / 2$ bias $1 / 3$ duty <br> (4) $1 / 2$ bias $1 / 4$ duty <br> (5) $1 / 3$ bias $1 / 3$ duty <br> (6) $1 / 3$ bias $1 / 4$ duty <br> One of items (1) through (5) is selected as a mask option. <br> - General-purpose output ports <br> (1) CMOS output <br> (2) p-channel open-drain output <br> (3) n-channel open-drain output <br> One of items (1) through (3) is selected as a mask option. <br> - The adoption of the segment PLA in these microcontrollers means that there is no need for programs to control the LCD/general-purpose output states of these pins. <br> - Output latch control is supported in the oscillator stopped standby states and during a reset. <br> - Any combination of LCD and general-purpose output functions may be used. |  |  |  |  | - Switching between LCD drive output and general-purpose output <br> - Switching between the LCD drive type options -Static <br> $-1 / 2$ bias $\quad 1 / 2$ duty <br> — $1 / 2$ bias $\quad 1 / 3$ duty <br> $-1 / 2$ bias $\quad 1 / 4$ duty <br> - $1 / 3$ bias $\quad 1 / 3$ duty <br> $-1 / 3$ bias $\quad 1 / 4$ duty <br> - General-purpose output type switching <br> -CMOS <br> -p-channel open-drain -n-channel open-drain <br> - Standby mode output latch control | - When used for LCD drive: <br> -All lit <br> —All off <br> *Determined by the master options <br> - When used as generalpurpose outputs: <br> —High level <br> -Low level <br> *Determined by the master options <br> Note: When a combination of LCD drive and general-purpose outputs is selected, these pins will be either: <br> All lithigh-level output, or All off/low-level output. <br> - During the reset period, the LCD drive functions as static drive. |
| $\begin{aligned} & 65 \\ & 66 \\ & 79 \\ & 80 \end{aligned}$ | COM1 <br> COM2 <br> COM3 <br> COM4 | Output | Common drive outputs for the LCD panel <br> The table below lists which pins are used in each of the drive types. <br> However, note that the listed alternation frequencies are the typical specifications when $\varnothing 0$ is 32.768 kHz . <br> Note: Note that the " $X$ " symbol indicates that the corresponding common pin cannot be used in that drive type. |  |  |  |  |  | *In products with the CF specifications, the alternation frequency signal stops briefly. |
| 41 | TST | Input | Test input <br> - In the QIP-80 version, this pin must be connected to $\mathrm{V}_{\mathrm{SS}}$. <br> - In the chip version, this pin must be left open or connected to VSS. |  |  |  |  |  |  |
| - | $\begin{aligned} & \text { TEST } \\ & \text { TEST } \end{aligned}$ | - | Test pins. <br> (These are not used in the device user interface.) |  |  |  |  |  |  |

Sample Application Circuit
LCD : 1/2 bias - 1/4 duty


## Oscillator Circuit Options

Option

Continued on next page.

Continued from preceding page.
Option

Crystal Oscillator Circuit Options
Option

## Input Port Options

| Option | Notes |
| :---: | :--- | :--- | :--- |

## RES Pin

| Option | Circuit type | Notes |
| :---: | :---: | :---: |
| Pull-up resistor, pull-down resistor, resistors left open, and level selections |  | Internal resistor and polarity selections <br> - Reset on low, pull-up resistor included <br> - Reset on high, pull-down resistor included <br> - Reset on low, no resistors connected <br> - Reset on high, no resistors connected |

## Mask Option List

Voltage specifications

- Ag specifications
- Li specifications
- EXT-V specifications

LCD driver

- Static
- $1 / 2$ bias - $1 / 2$ duty
- $1 / 2$ bias - $1 / 3$ duty
- $1 / 2$ bias - $1 / 4$ duty
- $1 / 3$ bias - $1 / 3$ duty
- $1 / 3$ bias - $1 / 4$ duty
- Unused

Segment port states during a reset
LCD driver pins

- All lit
- All off

CMOS p/n-channel pins

- High level
- Low level

Oscillator specifications

- CF only (ceramic oscillator element)
- RC only (using a resistor and a capacitor)
- Crystal only
- CF + crystal
- RC + crystal

CF

- 400 kHz
- 800 kHz
- 1 MHz
- 2 MHz
- 4 MHz


## RC

- 400 kHz
- 800 kHz
- 1 MHz

Crystal

- 32 kHz
- 65 kHz
- 38 kHz

LCD alternation frequency

- SLOW
- TYP
- FAST

External reset circuit

- RES pin
- RES pin + S1 to S4 pressed at the same time

Internal reset circuit (power on reset)

- Selected
- Disabled

RES pin

- Reset on low, pull-up resistor included
- Reset on high, pull-down resistor included
- Reset on low, no resistors connected
- Reset on high, no resistors connected

Alarm output initial level

- Low level
- High level

Chronometer and strobe selection

- 00H
- 10H
- $00 \mathrm{H} \& 10 \mathrm{H}$
- Unused

Port S low level hold transistors

- Low level hold transistors present
- Low level hold transistors disabled

Port K low level hold transistors

- Low level hold transistors present
- Low level hold transistors disabled

Port M low level hold transistors

- Low level hold transistors present
- Low level hold transistors disabled

Port P low level hold transistors

- Low level hold transistors present
- Low level hold transistors disabled

Port SO low level hold transistors

- Low level hold transistors present
- Low level hold transistors disabled

Port A low level hold transistors

- Low level hold transistors present
- Low level hold transistors disabled

M1 to M4 outputs

- CMOS
- p-channel
- n-channel

P1 to P4 outputs

- CMOS
- p-channel
- n-channel

A1 to A4 outputs

- CMOS
- p-channel
- n-channel

These electrical characteristics are provisional and the values are subject to change.

## Ag Specifications

## Absolute Maximum Ratings at $\mathbf{T a}=\mathbf{2 5}^{\circ} \mathrm{C} \pm \mathbf{2}^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Maximum supply voltage | $V_{D D}$ |  | -0.3 |  | +4.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 1$ |  | -0.3 |  | +4.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 2$ |  | -0.3 |  | +5.5 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 3$ | For 1/3-bias LCD drive techniques | -0.3 |  | +4.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}}{ }^{3}$ | For LCD drive techniques other than 1/3 bias | -0.3 |  | +4.0 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }} 1$ | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, RES,TST | -0.3 |  | $V_{D D}+0.3$ | V |
| Maximum output voltage | $\mathrm{V}_{\text {OUT }}{ }^{1}$ | M1 to M4, A1 to A4, SO1 to SO4, ALM, CUP2 (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) | -0.3 |  | +0.3 | V |
|  | $\mathrm{V}_{\text {Out }}{ }^{2}$ | SEGOUT, COM1 to COM4, CUP1 | -0.3 |  | $\mathrm{V}_{\mathrm{DD}} 3+0.3$ | V |
| Operating temperature | Topg |  | -20 |  | +65 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -30 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathrm{Ta}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ \mathrm{~V}_{\mathrm{DD} 1} \end{gathered}$ | VBAK $=\mathrm{V}_{\text {DD }} 1$ | 1.3 |  | 1.65 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 2$ |  | 2.4 |  | 3.3 | V |
|  | $\mathrm{V}_{\mathrm{DD}}{ }^{3}$ | For 1/3-bias LCD drive techniques | 3.7 |  | 4.95 | V |
|  | $V_{D D}{ }^{3}$ | For LCD drive techniques other than $1 / 3$ bias | 2.4 |  | 3.3 |  |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) RES | $V_{D D}-0.2$ |  | $V_{\text {DD }}$ | V |
| Low-level input voltage | VIL | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) RES | 0 |  | 0.2 | V |
| Operating frequency | fopg | $\mathrm{Ta}=-20$ to $+65^{\circ} \mathrm{C}$ | 32 |  | 33 | kHz |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} 1$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Input resistance | $\mathrm{R}_{\text {IN }} 1 \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$, Low level hold transistor <br> $\mathrm{V}_{\mathrm{IN}}=0.35 \mathrm{~V}_{\mathrm{DD}} * 1$ Figure 1 | 50 |  | 500 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 1 \mathrm{~B}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$, Programmable pull-down resistor $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}}$ *1 Figure 1 | 50 |  | 1000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$, Low level hold transistor $\mathrm{V}_{\mathrm{IN}}=0.35 \mathrm{~V}_{\mathrm{DD}}$, Input mode *2, Figure 1 | 50 |  | 500 | $k \Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~B}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$, Programmable pull-down resistor $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}}$, Input mode *2, Figure 1 | 50 |  | 1000 | $k \Omega$ |
|  | Rin3 | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$, The RES pin pull-up/pull-down resistor $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}} / 0.3 \mathrm{~V}_{\mathrm{DD}}$ | 10 |  | 300 | $k \Omega$ |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 1$ | $\mathrm{V}_{\mathrm{DD}}=1.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}, \mathrm{ALM}$ | $V_{D D}-0.65$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 1$ | $\mathrm{V}_{\mathrm{DD}}=1.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A}, \mathrm{ALM}$ |  |  | 0.65 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 2$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{M} 1 \text { to } 4, \mathrm{~A} 1 \text { to } 4, \mathrm{SO} 1 \text { to } 4 \\ & \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}, \\ & \text { (With } \mathrm{M} 1 \text { to } \mathrm{M} 4, \mathrm{~A} 1 \text { to } \mathrm{A} 4 \text {, and } \mathrm{SO} 1 \text { to } \mathrm{SO} 4 \text { in output mode) } \end{aligned}$ | $V_{D D}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 2$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{M} 1 \text { to } 4, \mathrm{~A} 1 \text { to } 4, \mathrm{SO} 1 \text { to } 4 \\ & \mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}, \end{aligned}$ <br> (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) |  |  | 0.2 | V |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Segment driver output impedance |  |  |  |  |  |  |
| [When Set Up as CMOS Output Ports] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-3 \mu \mathrm{~A}$, Segment 1 to 42 | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 3$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=3 \mu \mathrm{~A}$, Segment 1 to 42 |  |  | 1.0 | V |
| [When Set Up as P-Channel Open-Drain Output Ports] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-3 \mu \mathrm{~A}$, Segment 1 to 42 |  | 0.3 | 1.0 | V |
| Output off leakage current | IOFF | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}$, Segment 1 to 42 |  |  | 1.0 | $\mu \mathrm{A}$ |
| [Static Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 3$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $V_{D D^{2}}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }}{ }^{\text {a }}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{4}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{COM} 1$ | $\mathrm{V}_{\mathrm{DD}} 2-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 4$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ |  |  | 0.2 | V |
| [Duplex Drive (1/2 bias - 1/2 duty)] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}}{ }^{2}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 3$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 4$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 | $\mathrm{V}_{\mathrm{DD}}$ 2-0.2 |  |  | V |
| Middle-level output voltage | $\mathrm{V}_{\text {OM }}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 | $\mathrm{V}_{\mathrm{DD}} 1-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 4$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 |  |  | 0.2 | V |
| [1/2 Bias - 1/3 Duty and 1/2 Bias - 1/4 Duty Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 2-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 3$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 4$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}$, COM1 to COM3 ( $1 / 3$ duty) COM1 to COM4 (1/4 duty) | $V_{D D} 2-0.2$ |  |  | V |
| Middle-level output voltage | Vом | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A},$ <br> COM1 to COM3 (1/3 duty), COM1 to COM4 (1/4 duty) | $V_{D D 1} 1-0.2$ |  | $V_{D D 1}+0.2$ | V |
| Low-level output voltage | Vol4 | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ to 2 COM1 to COM3 (1/3 duty), COM1 to COM4 (1/4 duty) |  |  | 0.2 | V |
| [1/3 Bias - $1 / 3$ Duty and 1/3 Bias - $1 / 4$ Duty Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 3-0.2$ |  |  | V |
| M1-level output voltage | $\mathrm{V}_{\mathrm{OM}} 1-3$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 2-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 2+0.2$ | V |
| M2-level output voltage | $\mathrm{V}_{\mathrm{OM} 2-3}$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 1-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 3$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 4$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM3 (1/3 duty) COM1 to COM4 (1/4 duty) | $V_{D D} 3-0.2$ |  |  | V |
| M1-level output voltage | $\mathrm{V}_{\text {OM }} 1-4$ | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A},$ <br> COM1 to COM3 (1/3 duty), COM1 to COM4 (1/4 duty) | $V_{D D}{ }^{2}-0.2$ |  | $V_{D D} 2+0.2$ | V |
| M2-level output voltage | Vом2-4 | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A},$ <br> COM1 to COM3 (1/3 duty), COM1 to COM4 (1/4 duty) | $V_{D D 1} 1-0.2$ |  | $V_{D D} 1+0.2$ | V |
| Low-level output voltage | Vol4 | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM3 ( $1 / 3$ duty), COM1 to COM4 (1/4 duty) |  |  | 0.2 | V |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [Output Voltage] |  |  |  |  |  |  |
| LCD drive method: $1 / 3$ bias |  |  |  |  |  |  |
| (doubler) | $\mathrm{V}_{\mathrm{D}}{ }^{2}$ | $\mathrm{V}_{\mathrm{DD}}=1.35 \mathrm{~V}$, fopg $=32.768 \mathrm{kHz}, \mathrm{C} 1$ to $\mathrm{C} 3=0.1 \mu \mathrm{~F}$ Figure 2 | 2.5 |  |  | V |
| (tripler) | $V_{D D} 3$ | $\mathrm{V}_{\mathrm{DD}}=1.35 \mathrm{~V} \text {, fopg }=32.768 \mathrm{kHz}, \mathrm{C} 1 \text { to } \mathrm{C} 3=0.1 \mu \mathrm{~F}$ Figure 2 | 3.75 |  |  | V |
| LCD drive method: 1/2 bias |  |  |  |  |  |  |
| (doubler) | $V_{D D} 2$ | $\mathrm{V}_{\mathrm{DD}}=1.35 \mathrm{~V}, \text { fopg }=32.768 \mathrm{kHz}, \mathrm{C} 1 \text { to } \mathrm{C} 2=0.1 \mu \mathrm{~F}$ Figure 3 | 2.5 |  |  | V |
| [Current Drain (with the backup flag cleared)] |  |  |  |  |  |  |
| LCD drive method: $1 / 3$ bias | $\mid \mathrm{ldD}$ \| | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$, In halt mode, C 1 to $\mathrm{C} 3=0.1 \mu \mathrm{~F}, \mathrm{CI}=25 \mathrm{k} \Omega$, Figure 2, $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz}$ Xtal |  | 3.5 |  | $\mu \mathrm{A}$ |
| LCD drive methods other than 1/3 bias | $\mid \mathrm{ldD}$ \| | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$, In halt mode, $\mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{CI}=25 \mathrm{k} \Omega$, Figure 3, $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz}$ Xtal |  | 2.0 |  | $\mu \mathrm{A}$ |
| Oscillator start voltage | \| Vstt | | $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, \mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 3 , 32.768 kHz Xtal |  |  | 1.35 | V |
| Oscillator hold voltage | $\left\|\mathrm{V}_{\text {Hold }}\right\|$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{DD}} 1, \mathrm{CI}=25 \mathrm{k} \Omega \text {, Figures } 2 \text { and } 3 \\ & \mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz} \text { Xtal } \end{aligned}$ | 1.3 |  | 1.65 | V |
| Oscillator start time | Tstt | $\mathrm{V}_{\mathrm{DD}}=1.35 \mathrm{~V}, \mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 4, $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz}$ Xtal |  |  | 10 | sec |
| Oscillator correction capacitance | 10P | XC | 8 | 10 | 12 | pF |
|  | 20P | XTOUT | 16 | 20 | 24 | pF |

Li Specifications
Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Maximum supply voltage | $V_{D D}$ |  | -0.3 |  | +4.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 1$ | $\mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{DD}} 1$ or $\mathrm{V}_{\mathrm{DD}} 2$ | -0.3 |  | +4.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}}{ }^{2}$ |  | -0.3 |  | +4.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 3$ | (LCD drive method: $1 / 3$ bias) | -0.3 |  | +5.5 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 3$ | (LCD drive methods other than 1/3 bias) | -0.3 |  | +4.0 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }} 1$ | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) RES, TST | -0.3 |  | $V_{D D}+0.3$ | V |
| Maximum output voltage (LCD drive method: $1 / 3$ bias) | $\mathrm{V}_{\text {OUT }} 1$ | M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) ALM, CUP2 | -0.3 |  | $V_{D D}+0.3$ | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | SEGOUT, COM1 to COM4, CUP1 | -0.3 |  | $\mathrm{V}_{\mathrm{DD}} 3+0.3$ | V |
| (LCD drive methods other than 1/3 bias) | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | M1 to M4, A1 to A4, SO1 to SO4, <br> (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) <br> ALM, SEGOUT, COM1 to COM4, CUP1, CUP2 | -0.3 |  | $V_{D D}+0.3$ | V |
| Operating temperature | Topg |  | -20 |  | +65 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -30 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathbf{T a}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $\underline{\left[\begin{array}{c}V_{D D} \\ V_{D D} 2\end{array}\right]}$ | $\mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{DD}} / 2$ <br> (With the backup flag cleared) | 2.0 |  | 3.6 | V |
|  | $\binom{V_{D D}}{V_{D D} 2}$ | $\mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{DD}}$ <br> (With the backup flag uncleared) | 1.3 |  | 3.6 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 3$ | (LCD drive method: 1/3-bias) | 3.9 |  | 5.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}}{ }^{3}$ | (LCD drive methods other than 1/3 bias) |  | $V_{D D} 3=V_{D D}{ }^{2}$ |  | V |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) RES | $V_{D D}-0.4$ |  | $V_{D D}$ | V |
| Low-level input voltage | $V_{\text {IL }}$ | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) RES | 0 |  | 0.4 | V |
| Operating frequency | fopg | $\mathrm{Ta}=-20$ to $+65^{\circ} \mathrm{C}$ | 32 |  | 33 | kHz |

Electrical Characteristics at $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathbf{C} \pm \mathbf{2}^{\circ} \mathbf{C}, \mathbf{V}_{\text {SS }}=\mathbf{0} \mathbf{V}, \mathbf{V}_{\mathrm{DD}}=\mathbf{V}_{\text {DD }} \mathbf{2}^{2}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Input resistance | $\mathrm{R}_{\text {IN }} 1 \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.35 \mathrm{~V}_{\mathrm{DD}}$ <br> Low level hold transistor *1, Figure 5 | 50 |  | 500 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 1 \mathrm{~B}$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}} \\ \text { Programmable pull-down resistor } * 1 \text {, Figure } 5 \\ \hline \end{array}$ | 50 |  | 1000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, input mode, Low level hold transistor *1, $\mathrm{V}_{\mathrm{IN}}=0.35 \mathrm{~V}_{\mathrm{DD}}$, Figure 5 | 50 |  | 500 | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~B}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, Programmable pull-down resistor, *2, $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}}$, input mode, Figure 5 | 50 |  | 1000 | k $\Omega$ |
|  | RIN3 | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, RES pin pull-up/pull-down resistor $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}} / 0.3 \mathrm{~V}_{\mathrm{DD}}$ | 10 |  | 300 | k $\Omega$ |

Electrical Characteristics at $\mathrm{Ta}=\mathbf{2 5}^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}{ }^{2}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 1$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}, \mathrm{ALM}$ | $\mathrm{V}_{\mathrm{DD}}-0.65$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 1$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A}, \mathrm{ALM}$ |  |  | 0.65 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}, \mathrm{M} 1$ to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) | $V_{D D}-0.4$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mu \mathrm{~A}, \mathrm{M} 1$ to $\mathrm{M} 4, \mathrm{~A} 1$ to $\mathrm{A} 4, \mathrm{SO} 1$ to SO 4 , (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) |  |  | 0.4 | V |
| Segment driver output impedance |  |  |  |  |  |  |
| [When Set Up as CMOS Output Ports] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A}$, Segment 1 to 42 | $\mathrm{V}_{\mathrm{DD}}-1$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 3$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=5 \mu \mathrm{~A}$, Segment 1 to 42 |  |  | 1 | V |
| [When Set Up as P-Channel Open-Drain Output Ports] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$, Segment 1 to 42 |  | 0.3 | 1 | V |
| Output off leakage current | IOFF | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| [Static Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 3$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{COM} 1$ | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ |  |  | 0.2 | V |
| [Duplex Drive (1/2 bias - $1 / 2$ duty)] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $V_{D D}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 3$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
| Middle-level output voltage | $\mathrm{V}_{\text {OM }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 | $\mathrm{V}_{\mathrm{DD} 1}$-0.2 |  | $\mathrm{V}_{\mathrm{DD}} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 |  |  | 0.2 | V |
| [1/2 Bias - $1 / 3$ Duty and $1 / 2$ Bias - $1 / 4$ Duty Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 3$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM3 ( $1 / 3$ duty) COM1 to COM4 (1/4 duty) | $V_{D D}-0.2$ |  |  | V |
| Middle-level output voltage | $\mathrm{V}_{\text {OM }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}$, COM1 to COM3 (1/3 duty) COM1 to COM4 (1/4 duty) | $V_{D D} 1-0.2$ |  | $V_{D D} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1 \text { to COM3 (1/3 duty) }$ COM1 to COM4 (1/4 duty) |  |  | 0.2 | V |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [1/3 Bias - 1/3 Duty and 1/3 Bias - 1/4 Duty Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 3-0.2$ |  |  | V |
| M1-level output voltage | $\mathrm{V}_{\text {OM }} 1-3$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 2-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 2+0.2$ | V |
| M2-level output voltage | $\mathrm{V}_{\text {OM }}{ }^{2-3}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 1-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 3$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A},$ <br> COM1 to COM3 (in $1 / 3$ duty mode) COM1 to COM4 (in 1/4 duty mode) | $V_{D D} 3-0.2$ |  |  | V |
| M1-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1-4}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}$, COM1 to COM3 (in $1 / 3$ duty mode) COM1 to COM4 (in $1 / 4$ duty mode) | $V_{D D} 2-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 2+0.2$ | V |
| M2-level output voltage | $\mathrm{V}_{\text {ом }}{ }^{2-4}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}$, COM1 to COM3 (in $1 / 3$ duty mode) COM1 to COM4 (in $1 / 4$ duty mode) | $V_{D D} 1-0.2$ |  | $V_{D D} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}$, COM1 to COM3 (in $1 / 3$ duty mode) COM1 to COM4 (in $1 / 4$ duty mode) |  |  | 0.2 | V |
| [Output Voltage] |  |  |  |  |  |  |
| LCD drive method: 1/3 bias |  |  |  |  |  |  |
| (halver) | $V_{D D} 1$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text {, fopg }=32.768 \mathrm{kHz}, \\ & \mathrm{C} 1 \text { to } \mathrm{C} 4=0.1 \mu \mathrm{~F} \text {, Figure } 6 \end{aligned}$ | 1.35 |  |  | V |
| (tripler) | $V_{D D} 3$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text {, fopg }=32.768 \mathrm{kHz}, \\ \mathrm{C} 1 \text { to } \mathrm{C} 4=0.1 \mu \mathrm{~F} \text {, Figure } 6 \\ \hline \end{array}$ | 4.1 |  |  | V |
| LCD drive method: 1/2 bias |  |  |  |  |  |  |
| (halver) | $V_{\text {DD }} 1$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text {, fopg }=32.768 \mathrm{kHz}, \\ \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \text { Figure } 7 \end{array}$ | 1.35 |  |  | V |
| [Current Drain (With the backup flag cleared)] |  |  |  |  |  |  |
| LCD drive method: $1 / 3$ bias | $\mid \mathrm{ldD}$ \| | $V_{D D}=3.0 \mathrm{~V}$, Halt mode <br> C1 to $\mathrm{C} 4=0.1 \mu \mathrm{~F}, \mathrm{C} 1=25 \mathrm{k} \Omega$, Figure 6 <br> $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz}$ Xtal |  | 2.0 |  | $\mu \mathrm{A}$ |
| LCD drive methods other than 1/3 bias | $\mid \mathrm{ldD}$ \| | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, Halt mode $\mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 7 $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz}$ Xtal |  | 1.0 |  | $\mu \mathrm{A}$ |
| Oscillator start capacitor | \| Vstt | | $\mathrm{V}_{\mathrm{DD}} 1=\mathrm{V}_{\mathrm{DD}}, \mathrm{CI}=25 \mathrm{k} \Omega$, Figure 4 $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz}$ Xtal |  |  | 1.35 | V |
| Oscillator hold voltage (with the backup flag cleared) | V ${ }_{\text {HoLD }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BAK}}=\mathrm{V}_{\mathrm{DD} 1} 1=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{Cl}=25 \mathrm{k} \Omega \text {, Figures } 6 \text { and } 7 \\ & \mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz} \mathrm{Xtal} \end{aligned}$ | 2.6 |  |  | V |
| Oscillator start time | Tstt | $\begin{aligned} & \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD}}=1.35 \mathrm{~V}, \mathrm{Cl}=25 \mathrm{k} \Omega \text {, Figure } 4 \\ & \mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz} \mathrm{Xtal} \\ & \hline \end{aligned}$ |  |  | 10 | sec |
| Oscillator correction capacitance | 10P | XC | 8 | 10 | 12 | pF |
|  | 20P | XTOUT | 16 | 20 | 24 | pF |

EXT-V Specifications
Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Maximum supply voltage | $V_{\text {DD }}$ |  | -0.3 |  | +4.0 | V |
|  | $V_{\text {DD }} 1$ |  | -0.3 |  | +4.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}}{ }^{2}$ |  | -0.3 |  | +4.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 3$ | (LCD drive method: 1/3 bias) | -0.3 |  | +5.5 | V |
|  | $\mathrm{V}_{\mathrm{DD}} 3$ | (LCD drive methods other than 1/3 bias) | -0.3 |  | +4.0 | V |
| Maximum input voltage | $\mathrm{V}_{1 \times} 2$ | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) RES, TST | -0.3 |  | $V_{D D}+0.3$ | V |
| Maximum output voltage (LCD drive method: $1 / 3$ bias) | Vout2 | M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) ALM, CUP2 | -0.3 |  | $V_{D D}+0.3$ | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{3}$ | SEGOUT, COM1 to COM4, CUP1 | -0.3 |  | $\mathrm{V}_{\mathrm{DD}} 3+0.3$ | V |
| (LCD drive methods other than $1 / 3$ bias) | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) ALM, SEGOUT, COM1 to COM4, CUP1 | -0.3 |  | $V_{D D}+0.3$ | V |
| Operating temperature | Topg |  | -20 |  | +65 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -30 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathbf{T a}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\text {SS }}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}} 1$ |  | 1.3 |  | 3.6 | V |
|  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}} \\ \mathrm{~V}_{\mathrm{DD} 2} \end{gathered}$ |  | 2.0 |  | 3.6 | V |
|  | $\mathrm{V}_{\mathrm{DD}}{ }^{3}$ | (LCD drive method: 1/3-bias) | 3.9 |  | 5.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}}{ }^{3}$ | (LCD drive methods other than 1/3 bias) | $V_{D D} 3=V_{D D}{ }^{2}$ |  |  | V |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) RES | $V_{D D}-0.4$ |  | $V_{D D}$ | V |
| Low-level input voltage | VIL | S1 to S4, K1 to K4, M1 to M4, A1 to A4, SO1 to SO4, (With M1 to M4, A1 to A4, and SO1 to SO4 in input mode) RES | 0 |  | 0.4 | V |
| Operating frequency | fopg | $\mathrm{Ta}=-20+65^{\circ} \mathrm{C}$ | 32 |  | 33 | kHz |

Electrical Characteristics at $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathbf{C} \pm \mathbf{2}^{\circ} \mathbf{C}, \mathbf{V}_{\text {SS }}=\mathbf{0} \mathbf{V}, \mathbf{V}_{\mathrm{DD}}=\mathbf{V}_{\mathrm{DD}}{ }^{2}$

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Input resistance | $\mathrm{R}_{\text {IN }} 1 \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.35 \mathrm{~V}_{\mathrm{DD}}$, Low level hold transistor *1, Figure 5 | 50 |  | 500 | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\text {IN }} 1 \mathrm{~B}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}}$, Programmable pull-down resistor *1, Figure 5 | 50 |  | 1000 | $\mathrm{k} \Omega$ |
|  | RIN2A | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.35 \mathrm{~V}_{\mathrm{DD}}$, Input mode, Low level hold transistor *1, Figure 5 | 50 |  | 500 | $\mathrm{k} \Omega$ |
|  | $\mathrm{R}_{\text {IN }} 2 \mathrm{~B}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}}$, input mode, Programmable pull-down resistor *2, Figure 5 | 50 |  | 1000 | k $\Omega$ |
|  | $\mathrm{R}_{\text {IN }} 3$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{DD}} / 0.3 \mathrm{~V}_{\mathrm{DD}}$ <br> RES pin pull-up/pull-down resistor | 10 |  | 300 | $\mathrm{k} \Omega$ |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 1$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}, \mathrm{ALM}$ | $\mathrm{V}_{\mathrm{DD}}-0.65$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 1$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A}, \mathrm{ALM}$ |  |  | 0.65 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}, \mathrm{M} 1$ to $\mathrm{M} 4, \mathrm{~A} 1$ to $\mathrm{A} 4, \mathrm{SO} 1$ to SO 4 (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) | $V_{D D}-0.4$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mu \mathrm{~A}, \mathrm{M} 1$ to M 4 , A1 to $\mathrm{A} 4, \mathrm{SO} 1$ to SO4 (With M1 to M4, A1 to A4, and SO1 to SO4 in output mode) |  |  | 0.4 | V |
| Segment driver output impedance |  |  |  |  |  |  |
| [When Set Up as CMOS Output Ports] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 3$ | $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$, Segment 1 to 42 | $\mathrm{V}_{\mathrm{DD}}-1$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=40 \mu \mathrm{~A}$ |  |  | 1 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{4}$ | $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A}$, Segment 1 to 42 | $\mathrm{V}_{\mathrm{DD}}-1$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 4$ | $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}$ |  |  | 1 | V |
| [When Set Up as P-Channel Open-Drain Output Ports] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$, Segment 1 to 42 | $\mathrm{V}_{\mathrm{DD}}-0.2$ | 0.3 | 1 | V |
| Output off leakage current | IOFF | $\mathrm{V}_{\mathrm{DD}}=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| [Static Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 5$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 5$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{COM} 1$ | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ |  |  | 0.2 | V |
| [Duplex Drive (1/2 bias - $1 / 2$ duty)] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 5$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $V_{D D} 2-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 5$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 | $\mathrm{V}_{\mathrm{DD}} 1-0.2$ |  |  | V |
| Middle-level output voltage | $\mathrm{V}_{\text {OM }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \mathrm{l}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{l}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 |  |  | $\mathrm{V}_{\mathrm{DD} 1}+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=4 \mu \mathrm{~A}, \mathrm{COM} 1$ to COM2 |  |  | 0.2 | V |
| [1/2 Bias - $1 / 3$ Duty and 1/2 Bias - 1/4 Duty Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 5$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ | $\mathrm{V}_{\mathrm{DD}}-0.2$ |  |  | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}$, COM1 to COM3 (1/3 duty) COM1 to COM4 (1/4 duty) | $V_{D D} 2-0.2$ |  |  | V |
| Middle-level output voltage | $\mathrm{V}_{\text {OM }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}$, COM1 to COM3 (1/3 duty) COM1 to COM4 (1/4 duty) | $V_{D D} 1-0.2$ |  | $V_{D D} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=4 \mu \mathrm{~A}$, COM1 to COM3 (1/3 duty) COM1 to COM4 (1/4 duty) |  |  | 0.2 | V |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions and applicable pins | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [1/3 Bias - 1/3 Duty and 1/3 Bias - 1/4 Duty Drive] |  |  |  |  |  |  |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 5$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 3+0.2$ |  |  | V |
| Middle-level output voltage | $\mathrm{V}_{\text {OM }} 1-5$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 2-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 2+0.2$ | V |
|  | $\mathrm{V}_{\text {OM } 2-5}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$, SEGOUT | $\mathrm{V}_{\mathrm{DD}} 1-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }} 5$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}, \mathrm{SEGOUT}$ |  |  | 0.2 | V |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}} 6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}$, COM1 to COM3 (in $1 / 3$ duty mode) COM1 to COM4 (in $1 / 4$ duty mode) | $V_{D D} 3+0.2$ |  |  | V |
| Middle-level output voltage | $\mathrm{V}_{\text {OM }} 1-6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$, COM1 to COM3 (in $1 / 3$ duty mode) COM1 to COM4 (in $1 / 4$ duty mode) | $V_{D D} 2-0.2$ |  | $\mathrm{V}_{\mathrm{DD}} 2+0.2$ | V |
|  | $\mathrm{V}_{\text {ом }}{ }^{2-6}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$, COM1 to COM3 (in 1/3 duty mode) COM1 to COM4 (in 1/4 duty mode) | $V_{D D} 1-0.2$ |  | $V_{D D} 1+0.2$ | V |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}} 6$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.4 \mu \mathrm{~A}$ |  |  | 0.2 | V |
| [Output Voltage] |  |  |  |  |  |  |
| LCD drive method: 1/3 bias |  |  |  |  |  |  |
| (halver) | $V_{D D 1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text {, fopg }=32.768 \mathrm{kHz}, \\ & \mathrm{C} 1 \text { to } \mathrm{C} 4=0.1 \mu \mathrm{~F} \text {, Figure } 6 \end{aligned}$ | 1.35 |  |  | V |
| (tripler) | $\mathrm{V}_{\mathrm{DD}} 3$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text {, fopg }=32.768 \mathrm{kHz}, \\ \mathrm{C} 1 \text { to } \mathrm{C} 4=0.1 \mu \mathrm{~F} \text {, Figure } 6 \\ \hline \end{array}$ | 4.1 |  |  | V |
| LCD drive method: 1/2 bias |  |  |  |  |  |  |
| (halver) | $\mathrm{V}_{\mathrm{DD}} 1$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, fopg $32.768 \mathrm{kHz}, \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}$, Figure 7 | 1.35 |  |  | V |
| [Current Drain (With the backup flag cleared)] |  |  |  |  |  |  |
| LCD drive method: $1 / 3$ bias | $\mid \mathrm{ldD}$ \| | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, Halt mode, C 1 to $\mathrm{C} 4=0.1 \mu \mathrm{~F}, \mathrm{Cl}=25 \mathrm{k} \Omega$ $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz}$ Xtal, Figure 6 |  | 5.0 |  | $\mu \mathrm{A}$ |
| LCD drive methods other than 1/3 bias | $\mid I D D$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, Halt mode, C 1 to $\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{Cl}=25 \mathrm{k} \Omega$, Figure 7, $\mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz}$, Xtal |  | 5.0 |  | $\mu \mathrm{A}$ |
| Oscillator start voltage | Vstt | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} 2, \mathrm{CI}=25 \mathrm{k} \Omega \text {, Figure 4, } \\ & \mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz} \text { Xtal } \end{aligned}$ |  |  | 2.2 | V |
| Oscillator hold voltage (with the backup flag cleared) | V ${ }_{\text {Hold }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} 2, \mathrm{Cl}=25 \mathrm{k} \Omega \text {, , Figures } 5,6,7 \text {, and } 8, \\ & \mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz} \text { Xtal } \end{aligned}$ | 2.0 |  |  | V |
| Oscillator start time | Tstt | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} 2=2.2 \mathrm{~V}, \mathrm{CI}=25 \mathrm{k} \Omega \text {, Figure } 4 \\ & \mathrm{Co}=\mathrm{Cg}=20 \mathrm{pF}, 32.768 \mathrm{kHz} \text { Xtal } \\ & \hline \end{aligned}$ |  |  | 10 | sec |
| Oscillator correction capacitance | 10P | XC | 8 | 10 | 12 | pF |
|  | 20P | XTOUT | 16 | 20 | 24 | pF |

Note : 1. S1 to 4, K1 to 4
2. M1 to 4, A1 to 4, SO1 to 4


Figure 1 S1 to S4, K1 to K4, M1 to M4, A1 to A4, and SO1 to SO4


Figure 2 Output Voltage, Current Drain, and Oscillator Hold Voltage Test Circuit


Figure 3 Output Voltage, Current Drain, and Oscillator Hold Voltage Test Circuit


Figure 4 Oscillator Start Voltage, Oscillator Start Time, and Frequency Stability Test Circuit


Figure 5 S1 to S4, K1 to K4, M1 to M4, A1 to A4, and SO1 to SO4


Figure 6 Output Voltage, Current Drain, and Oscillator Hold Voltage Test Circuit


Figure 7 Output Voltage, Current Drain, and Oscillator Hold Voltage Test Circuit


Figure 8 Output Voltage, Current Drain, and Oscillator Hold Voltage Test Circuit

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
$\square$ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1998. Specifications and information herein are subject to change without notice.

