

LC378100QM, QT

8 MEG (1048576 words \times 8 bits) Mask ROM **Internal Clocked Silicon Gate**

Preliminary

Overview

The LC378100QM and LC378100QT are 1,048,576-word × 8-bit organization (8,388,608-bit) mask programmable read only memories. They feature a wide operating voltage range (2.6 to 5.5 V), a 100-ns access time (t_{CA}) at $V_{CC} = 4.5$ to 5.5 V, and a 200-ns access time at $V_{CC} = 2.6$ to 3.3 V. Thus these LSIs can be used in a wide range of systems, from 5-V systems that require high-speed access to 3-V systems that use batteries.

Features

- 1048576 words × 8 bits organization
- 2.6 to 5.5 • Supply voltage range:
- Fast access time (t_{AA}): 120 ns (max.) $V_{CC} = 4.5$ to 5.5 V

 (t_{CA}) : 100 ns (max.) $V_{CC} = 4.5$ to 5.5 V

200 ns (max.) $V_{CC} = 2.6 \text{ to } 5.5 \text{ V}$

• Operating current 55 mA (max.) · Standby current 30 µA (max.) • Full static operation (internal clocked type)

- 3 state outputs
- JEDEC standard pin configuration
- · Package type


LC378100QM: SOP32 (525 mil)

LC378100QT: TSOP32 (8 mm \times 20 mm)

Package Dimensions


unit: mm

3205-SOP32




unit: mm

3224-TSOP32




Pin Assignments




Pin Functions

A0 to A16	Address input	
D0 to D7	Data output	
CE	Chip enable input	
ŌĒ	Output enable input	
V _{CC}	Power supply	
V _{SS}	Ground	



Block Diagram



Truth Table

CE	ŌĒ	Output	Current drain
Н	X	High-impedance	Standby mode
L	Н	High-impedance	Operating mode
L	L	DOUT	Operating mode

X: H or L level should be offered.

Specifications

Absolute Maximum Ratings *1

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		-0.3 to +7.0	V
Supply input voltage	V _{IN}		-0.3*2 to V _{CC} + 0.3	V
Supply output voltage	V _{OUT}		-0.3 to V _{CC} + 0.3	V
Allowable power dissipation	Pd max	Ta = 25°C; Reference values for the SANYO DIP package	1.0	W
Operating temperature	Topr		-10 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Note: 1. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to Recommended Operating Conditions.

Input/Output Capacitance* at $Ta = 25^{\circ}C$, f = 1.0 MHz

Parameter	Svmbol	Conditions		Unit		
Farameter	Symbol	Conditions	min	typ	max	Onn
Input capacitance	C _{IN}	V _{IN} = 0 V; Reference values for the SANYO DIP package			8	pF
Output capacitance	C _{OUT}	V _{OUT} = 0 V; Reference values for the SANYO DIP package			10	pF

Note: * This parameter is periodically sampled and not 100% tested.

DC Recommended Operating Ranges at $Ta = -10~to~+70^{\circ}C,\,V_{CC} = 2.6~to~5.5~V$

Parameter Symbol Conditions	Ratings			Unit		
Farameter	Symbol	Conditions	min	typ	max	1 OIIII
Supply voltage	V _{CC}		2.6	5.0	5.5	V
Input high level voltage	V _{IH}		2.2		V _{CC} + 0.3	V
Input low level voltage	V _{IL}		-0.3		+0.6	V

DC Electrical Characteristics at Ta = -10 to +70 °C, $V_{CC} = 2.6$ to 5.5 V

Parameter	Symbol	Conditions	Ratings			Unit
Faianielei	Symbol	Conditions	min	typ	max	Offic
Operating supply current	I _{CCA1}	$\overline{CE} = 0.2 \text{ V}, \text{ V}_{I} = \text{V}_{CC} - 0.2 \text{ V}/0.2 \text{ V}$			30	mA
Operating supply current	I _{CCA2}	$\overline{\text{CE}} = V_{\text{IL}}, I_{\text{O}} = 0 \text{ mA}, V_{\text{I}} = V_{\text{IH}}/V_{\text{IL}}, f = 10 \text{ MHz}$			55	mA
Standby supply current	I _{CCS1}	<u>CE</u> = V _{CC} – 0.2 V			30 (1.0)	μA
	I _{CCS2}	CE = V _{IH}			1.0 (300)	mA(µA)
Input leakage current	ILI	$V_{IN} = 0$ to V_{CC}			±1.0	μA
Output leakage current	I _{LO}	$\overline{\text{CE}}$ or $\overline{\text{OE}} = V_{\text{IH}}$, $V_{\text{OUT}} = 0$ to V_{CC}			±1.0	μA
Output high level voltage	V _{OH}	$I_{OH} = -0.5 \text{ mA}$	0.8 V _{CC}			V
Output low level voltage	V _{OL}	I _{OL} = 0.5 mA			0.2	V

Note: * Guaranteed at Ta = 25°C

AC Characteristics at Ta = -10 to +70°C, $V_{CC} = 2.6$ to 5.5 V

Parameter	Symbol	Conditions	Ratings			- Unit
Farameter	Symbol		min	typ	max	Offic
Cycle time	tcyc		200 (120)			ns
Address access time	t _{AA}				200 (120)	ns
CE access time	t _{CA}				200 (100)	ns
OE access time	t _{OA}				80 (40)	ns
Output hold time	toн		20			ns
Output disable time*1	t _{OD} *1				100	ns


Note: 1. t_{OD} is measured from the earlier edge of the $\overline{\text{CE}}$ or $\overline{\text{OE}}$'s going high impedance. This parameter is periodically sampled and not 100% tested.

^{2.} V_{IN} (min) = -3.0 V (pulse width \leq 30 ns)

^{2.} Guaranteed at V_{CC} = 4.5 to 5.5 V

AC Test Conditions


Input pulse levels	0.4 to 2.8 V
Input rise/fall time	5 ns
Input timing level	1.5 V
Output timing level	1.5 V
Output load	See Figure 1



* Including scope and jig

Figure 1 Output Load

Timing Chart



System Design Notes

These LSIs adopt the ATD technique, in which operation starts when a change in either the $\overline{\text{CE}}$ or address inputs is detected. This means that the output data immediately after power is applied is invalid. When using these LSIs as program memory for Z80 and similar microprocessors, applications must take into account the fact that valid data will not be output after power is first applied unless the value of either the $\overline{\text{CE}}$ or at least one of the address lines is changed after the power supply has stabilized.

Another point due to the use of the ATD technique is that these LSIs are sensitive to input noise. Do not apply voltages outside the allowable DC input levels for extended periods and do not apply input voltages with large noise components.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1998. Specifications and information herein are subject to change without notice.