

# Preliminary

## **Overview**

The LC321667BJ series is a CMOS dynamic RAM operating on a single 5 V power source and having a 65536 words  $\times 16$  bits configuration. Equipped with large capacity capabilities, high speed transfer rates and low power dissipation, this series is suited for a wide variety of applications ranging from computer main memory and expansion memory to commercial equipment.

Address input utilizes a multiplexed address bus which permits it to be enclosed in a compact plastic package of 40-pin SOJ. Refresh rates are within 4 ms with 256 row address (A0 to A7) selection and support Row Address Strobe ( $\overline{RAS}$ )-only refresh, Column Address Strobe ( $\overline{CAS}$ )-before- $\overline{RAS}$  refresh and hidden refresh settings. There are functions such as Extended Data Out (EDO) page mode, read-modify-write and byte write.

## Features

- 65536 words  $\times$  16 bits configuration.
- Single 5 V  $\pm$  10% power supply.
- All input and output (I/O) TTL compatible.
- Supports EDO page mode, read-modify-write and byte write.
- Supports output buffer control using early write and Output Enable ( $\overline{\text{OE}}$ ) control.

- 4 ms refresh using 256 refresh cycles.
- Supports RAS-only refresh, CAS-before-RAS refresh and hidden refresh.

LC321667BJ, BM, BT-70/80

**EDO Page Mode Byte Write** 

Packages
SOJ 40-pin plastic package (400 mil): LC321667BJ
SOP 40-pin plastic package (525 mil): LC321667BM
TSOP 44-pin plastic package (400 mil): LC321667BT


1 MEG (65536 Words × 16 Bits) DRAM

• RAS access time/column address access time/CAS access time/cycle time/power dissipation.

## **Package Dimensions**

#### unit: mm

#### 3200-SOJ40 II



Pa	rameter	LC321667BJ, BM, BT-70	LC321667BJ, BM, BT-80
RAS access time		70 ns	80 ns
Column address access time		40 ns	45 ns
CAS access time		25 ns	25 ns
Cycle time		125 ns	135 ns
Power consumption (max)	During operation	688 mW	633 mW
	During standby	5.5 mW (CMOS leve	el)/11 mW (TTL level)


- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

## **Package Dimensions**

unit: mm

#### 3195-SOP40



SOJ40, SOP40

Top view



Vcc

1/02 3

I/04 5

1/05 6

1/06 7

I/07 B

1/08 9

N.C. 10

VCC 11

LW 13

RAS 14

A0 15

A1 16

A2 17

A3 18

A4 19

VCC 20

I/03


1/01 2


1

## **Package Dimensions**

unit: mm

#### 3207-TSOP44 II





A02123

40 VSS

39 I/016

38 I/015

37 I/014

36 I/013

35 I/012

34 I/011

33 1/010

32 1/09

31 N.C. 30 Vss

29 CAS

28 0E

27 N.C.

26 N.C.

25 N.C.


24 A7

23 46

22 45

21 VSS

#### **Block Diagram**



A02125

## **Specifications Absolute Maximum Ratings**

Parameter		Symbol	Ratings	Unit	Note
Maximum supply voltage		V <sub>CC</sub> max	-1.0 to +7.0	V	1
Input voltage		V <sub>IN</sub>	-1.0 to +7.0	V	1
Output voltage		V <sub>OUT</sub>	-1.0 to +7.0	V	1
Operating temperature range		Topr	0 to +70	°C	1
Storage temperature range		Tstg	-55 to +150	°C	1
	LC321667BJ, BM-70/80	Delanau	800	mW	4
Allowable power dissipation	LC321667BT-70/80	Pd max	700	IIIVV	· ·
Output short-circuit current		I <sub>OUT</sub>	50	mA	1

Note: 1. Stresses greater than the above listed maximum values may result in damage to the device.

#### DC Recommended Operating Ranges at Ta = 0 to $+70^{\circ}C$

Parameter	Symbol	min	typ	max	Unit	Note
Power supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	2
Input high level voltage	V <sub>IH</sub>	2.4		6.5	V	2
Input low level voltage (A0 to A7, RAS, CAS, UW, LW, OE)	V <sub>IL</sub>	-1.0 <sup>*1</sup>		+0.8	V	2
Input low level voltage (I/O1 to I/O16)	V <sub>IL</sub>	-0.5 <sup>*1</sup>		+0.8	V	2

Note: 2. All voltages are referenced to V<sub>SS</sub>. A bypass capacitor of about 0.1  $\mu$ F should be connected between V<sub>CC</sub> and V<sub>SS</sub> of the device.

\*1: -2.0 V when pulse width is less than 20 ns.

## DC Electrical Characteristics at Ta = 0 to +70°C, $V_{CC}$ = 5 V $\pm$ 10%

Parameter	Symbol	Conditions	LC321667 BJ, BM, BT-70		LC321667 BJ, BM, BT-80		Unit	Note
			min	max	min	max		
Operating current (Average current during operation)	I <sub>CC1</sub>	$\overline{RAS}$ , $\overline{CAS}$ , address cycling: $t_{RC} = t_{RC}$ min		125		115	mA	3, 4, 5
Standby current	I <sub>CC2</sub>	$\overline{RAS} = \overline{CAS} = V_{IH}$		2		2	mA	
RAS-only refresh current	I <sub>CC3</sub>	$\overline{RAS}$ cycling, $\overline{CAS} = V_{IH}$ : $t_{RC} = t_{RC}$ min		125		115	mA	3, 5
EDO page mode current	I <sub>CC4</sub>	$\overline{RAS} = V_{IL}, \overline{CAS}, \text{ address cycling: } t_{PC} = t_{PC} \text{ min}$		110		100	mA	3, 4, 5
Standby current	I <sub>CC5</sub>	$\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 V$		1		1	mA	
CAS-before-RAS refresh current	I <sub>CC6</sub>	$\overline{RAS}$ , $\overline{CAS}$ cycling: $t_{RC} = t_{RC}$ min		125		115	mA	3
Input leakage current	I	0 V $\leq$ V <sub>IN</sub> $\leq$ 6.5 V, pins other than test pin = 0 V	-10	+10	-10	+10	μΑ	
Output leakage current	I <sub>OL</sub>	$D_{OUT}$ disable, 0 V $\leq$ V <sub>OUT</sub> $\leq$ 5.5 V	-10	+10	-10	+10	μA	
Output high level voltage	V <sub>OH</sub>	I <sub>OUT</sub> = -2.5 mA	2.4		2.4		V	
Output low level voltage	V <sub>OL</sub>	I <sub>OUT</sub> = 2.1 mA		0.4		0.4	V	

Note: 3. All current values are measured at minimum cycle rate. Since current flows immoderately, if cycle time is longer than shown here, current value becomes smaller.

4.  $I_{CC1}$  and  $I_{CC4}$  are dependent on output loads. Maximum values for  $I_{CC1}$  and  $I_{CC4}$  represent values with output open. 5. Address change is less than or equal to one time during  $\overline{RAS} = V_{IL}$ . Concerning  $I_{CC4}$ , it is less than or equal to one time during 1 cycle (t<sub>PC</sub>).

## AC Electrical Characteristics at Ta = 0 to +70°C, $V_{CC}$ = 5 V ± 10% (note 6, 7 and 8)

Parameter	Symbol	LC321667B	J, BM, BT-70	LC321667B	J, BM, BT-80	Unit	Note
Parameter	Symbol	min	max	min	max	Offic	
Random read or write cycle time	t <sub>RC</sub>	125		135		ns	
Read-write/read-modify-write cycle time	t <sub>RWC</sub>	170		180		ns	
EDO page mode cycle time	t <sub>PC</sub>	35		40		ns	
EDO page mode read-write/read-modify-write cycle time	tPRWC	85		90		ns	
RAS access time	t <sub>RAC</sub>		70		80	ns	9, 14, 15
CAS access time	t <sub>CAC</sub>		25		25	ns	9, 14
Column address access time	t <sub>AA</sub>		40		45	ns	9, 15
CAS precharge access time	t <sub>CPA</sub>		45		50	ns	9
Output low-impedance time from CAS low	t <sub>CLZ</sub>	0		0		ns	9
Output buffer turn-off delay time from RAS or CAS	tOFF	0	20	0	20	ns	10, 17
Rise and fall time	t <sub>T</sub>	2.5	50	2.5	50	ns	
RAS precharge time	t <sub>RP</sub>	45		45		ns	
RAS pulse width	t <sub>RAS</sub>	70	10000	80	10000	ns	
RAS pulse width for EDO page mode cycle only	t <sub>RASP</sub>	70	100000	80	100000	ns	
RAS hold time	t <sub>RSH</sub>	20		25		ns	
CAS hold time	t <sub>CSH</sub>	60		70		ns	
CAS pulse width	t <sub>CAS</sub>	20	10000	25	10000	ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	45	20	55	ns	14
RAS to column address delay time	t <sub>RAD</sub>	15	30	15	35	ns	15
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		ns	
CAS precharge time	t <sub>CP</sub>	10		10		ns	
Row address setup time	t <sub>ASR</sub>	0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		ns	
Column address setup time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	15		15		ns	
Column address hold time referenced to RAS	t <sub>AR</sub>	50		55		ns	
Column address to RAS lead time	t <sub>RAL</sub>	25		30		ns	
Read command setup time	t <sub>RCS</sub>	0		0		ns	
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		0		ns	11
Read command hold time referenced to RAS	t <sub>RRH</sub>	0		0		ns	11
Write command hold time	t <sub>WCH</sub>	15		15		ns	
Write command hold time referenced to RAS	t <sub>WCR</sub>	50		55		ns	
Write command pulse width	t <sub>WP</sub>	15		15		ns	

Continued on next page.

Continued from preceding page.

Descention	Question	LC321667B	J, BM, BT-70	LC321667B	J, BM, BT-80		Note
Parameter	Symbol	min	max	min	max	Unit	
Write command to RAS lead time	t <sub>RWL</sub>	20		20		ns	
Write command to CAS lead time	t <sub>CWL</sub>	20		20		ns	
Data input setup time	t <sub>DS</sub>	0		0		ns	12
Data input hold time	t <sub>DH</sub>	15		15		ns	12
Data input hold time referenced to RAS	t <sub>DHR</sub>	50		55		ns	
Refresh time	t <sub>REF</sub>		4		4	ms	
Write command setup time	t <sub>WCS</sub>	0		0		ns	13
CAS to UW or LW delay time	t <sub>CWD</sub>	45		45		ns	13
RAS to UW or LW delay time	t <sub>RWD</sub>	90		100		ns	13
Column address to UW or LW delay time	t <sub>AWD</sub>	60		65		ns	13
CAS precharge UW or LW delay time for 70 EDO page mode cycle only	<sup>t</sup> CPWD	65		70		ns	13
CAS setup time for CAS-before-RAS	t <sub>CSR</sub>	10		10		ns	
CAS hold time for CAS-before-RAS	t <sub>CHR</sub>	10		10		ns	
RAS precharge CAS active time	t <sub>RPC</sub>	10		10		ns	
CAS precharge time for CAS-before-RAS counter test	t <sub>CPT</sub>	40		40		ns	
RAS hold time referenced to OE	t <sub>ROH</sub>	15		15		ns	
OE access time	t <sub>OEA</sub>		25		25	ns	9
OE delay time	tOED	15		15		ns	
OE output buffer turn-off delay time	tOEZ	0	15	0	15	ns	10
OE command hold time	t <sub>OEH</sub>	20		20		ns	
OE setup time to CAS high	tосн	5		5		ns	16
OE hold time from CAS high	tсно	10		10		ns	16
OE command pulse width	tOEP	10		10		ns	
Data output hold time	t <sub>DOH</sub>	5		5		ns	
WE output buffer turn-off delay time	t <sub>WEZ</sub>	0	15	0	15	ns	
Data input to CAS delay time	t <sub>DZC</sub>	0		0		ns	16
Data input to OE delay time	t <sub>DZO</sub>	0		0		ns	16
Masked write setup time	t <sub>MCS</sub>	0		0		ns	
Masked write hold time referenced to RAS	t <sub>MRH</sub>	0		0		ns	
Masked write hold time referenced to CAS	t <sub>MCH</sub>	0		0		ns	

#### Input/Output Capacitance at Ta = $25^{\circ}$ C, f = 1 MHz, V<sub>CC</sub> = 5 V ± 10%

Parameter	Symbol	min	max	Unit	Note
Input capacitance (A0 to A7, RAS, CAS, UW, UW, OE)	C <sub>IN</sub>		7	pF	
Input/Output capacitance (I/O1 to I/O16)	C <sub>I/O</sub>		7	pF	

Note: 6. An initial pause of 200 µs is required after power-up followed by eight RAS-only refresh cycles before proper device operation is achieved. In case of using refresh counter, a minimum of eight CAS-before-RAS refresh cycles instead of eight RAS-only refresh cycles are required.

7. Measured at  $t_T = 2.5$  ns.

8. When measuring input signal timing, V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are used for reference points. In addition, rise and fall time are defined between V<sub>IH</sub> and V<sub>II</sub>.

9. Measured using an equivalent of 50 pF and one standard TTL loads.

10. t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) are defined as the time until output voltage can no longer be measured when output switches to a high impedance condition.

11. Operation is guaranteed if either t<sub>RRH</sub> or t<sub>RCH</sub> is satisfied.

12. These parameters are measured from the falling edge of CAS for an early-write cycle, and from the falling edge of UW and LW for a readwrite/read-modify-write cycle.

13. t<sub>WCS</sub>, t<sub>CWD</sub>, t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CPWD</sub> are not restrictive operating parameters for memory in that they specify the operating mode. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle switches to an early-write cycle and output pins switch to high impedance throughout the cycle. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (min) for fast page mode cycle only, the cycle switches to a read-write/read-modify-write cycle and data output equal information in the selected cells. If neither of the above timings are satisfied, output pins are in an undefined state.


14. t<sub>RCD</sub> (max) is not a restrictive operating parameter but instead represents the point at which the access time t<sub>RAC</sub> (max) is guaranteed. If t<sub>RCD</sub> ≥  $t_{RCD}$  (max), access time is determined according to  $t_{CAC}$ .

15. t<sub>RAD</sub> (max) is not a restrictive operating parameter but instead represents the point at which the access time t<sub>RAC</sub> (max) is guaranteed. If t<sub>RAD</sub> ≥  $t_{RAD}$  (max), access time is determined according to  $t_{AA}.$ 


Operation is guaranteed if either t<sub>DZC</sub> or t<sub>DZC</sub> is satisfied.
t<sub>OFF</sub> is referenced from the rising edge of RAS or CAS, whichever occurs last.

#### **Timing Chart**

## **Read Cycle**




### **Early Write Cycle**




• H\* or\* L\*


#### Upper Byte Early Write Cycle




## Lower Byte Early Write Cycle




## Write Cycle (OE Control)




## Upper Byte Write Cycle (OE Control)




# Lower Byte Write Cycle (OE Control)




#### **Read-Modify Write Cycle**




#### Read-Modify Upper Byte Write Cycle



#### Read-Modify Lower Byte Write Cycle




### EDO Page Mode Read Cycle




INVALID DATA

### EDO Page Mode Early Write Cycle




OE:"H" or"L"

### EDO Page Mode Upper Byte Early Write Cycle




0E : H' or L'


### EDO Page Mode Lower Byte Early Write Cycle




A02152





EDO Page Mode Read-Modify-Write Cycle



EDO Page Mode Read-Modify Upper Byte Write Cycle









EDO Page Mode Read Early Write Cycle

INVALID DATA ////// 'H' or'L'




## EDO Page Mode Read Upper Byte Early Write Cycle

INVALID DATA 
////// • H\* or\* L\*
A04087




### EDO Page Mode Read Lower Byte Early Write Cycle

#### **Hidden Refresh Cycle**






## **RAS**-Only Refresh Cycle




## **CAS**-Before-**RAS** Refresh Cycle





AO~A7. UW. LW. DE. DIN " H" or" L"











## CAS-Before-RAS Refresh Counter Test Cycle (Read-Modify-Write)

• H\* or L\*

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1998. Specifications and information herein are subject to change without notice.