



VIF/SIF IF Signal-Processing Circuit with TV/VCR PAL and NTSC Multisound Support

Overview

The LA7566 is a VIF/SIF IC that supports PAL and NTSC multisound and that adopts a semi-adjustment-free system. To simplify adjustment, the VIF block adopts a technique in which AFT adjustment is no longer required by VCO adjustment. The SIF block supports audio multidetection by adopting a PLL detection technique. The SIF block provides 4 inputs with IC internal switching for easy design of multi-sound systems. Additionally, these switches can also be used for video system sound trap switching. The LA7566 also includes a buzz canceller that suppresses Nyquist buzz to achieve improved audio quality.

Functions

[VIF Block]

- VIF amplifier PLL detector BNC RF AGC
- EQ amplifier AFT IF AGC Buzz canceller [First SIF Block]
- First SIF amplifier First SIF detector AGC [SIF Block]
- Multiple input switch Limiter amplifier PLL FM detector


Features


- No coils are used in the AFT and SIF blocks, making these circuits adjustment free.
- PAL / NTSC multisound system can be constructed easily.
- Built-in buzz canceller for excellent audio performance

Package Dimensions

unit: mm

3067-DIP24S





Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		10	V
Circuit voltage	V7, V9, V10, V17		V _{CC}	V
	I1		-2	mA
Circuit current	l13		-3	mA
	I18		-10	mA
Allowable power dissipation	Pd max		720	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-55 to +150	°C

LA7566


Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		9	V
Operating supply voltage range	V _{CC} op		4.6 to 9.5	V

Operating Characteristics at $Ta=25^{\circ}C,\,V_{CC}$ = 9 V, $fp=38.9\;MHz$

Number N	7.5 28 45 95 3.7 1.3	53 8.1 0 34 50	61 0.5	- Unit mA
Circuit current	7.5 28 45 95 3.7	8.1 0 34 50	0.5	mA
Maximum RF AGC voltage V9H Minimum RF AGC voltage V9L Input sensitivity V _{IN} AGC range G _R Maximum allowable input V _{IN} max No-signal video output voltage V13 Sync tip voltage V13 tip Video output level V _O Black noise threshold voltage V _{BTH} Black noise clamp voltage V _{BCL} Video signal-to-noise ratio S/N C-S beat IC-S Frequency characteristics f _C 6 MHz Differential gain DG Differential phase DP Maximum AFT voltage V10H Minimum AFT voltage V10L AFT detection sensitivity Sf VIF input resistance Ri 38.9 MHz VIF input respectance Ci 38.9 MHz APC pull-in range (U) f _{PU} APC pull-in range (U) f _{PU} APC pull-in range (U) dfa1 VCO 1 maximum variability range (U) dfa1 VCO 1 maximum variabili	7.5 28 45 95 3.7	8.1 0 34 50	0.5	mA
Minimum RF AGC voltage	28 45 95 3.7	0 34 50		1
Input sensitivity	45 95 3.7	34 50		V
AGC range G _R Maximum allowable input V _{IN} max No-signal video output voltage V13 Sync tip voltage V13 tip Video output level V _O Black noise threshold voltage V _{BTH} Black noise clamp voltage V _{BCL} Video signal-to-noise ratio S/N C-S beat IC-S Frequency characteristics f _C 6 MHz Differential gain DG Differential phase DP Maximum AFT voltage V10H Minimum AFT voltage V10L AFT detection sensitivity Sf VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) f _{PU} APC pull-in range (L) f _{PL} AFT tolerance frequency 1 dfa1 VCO 1 maximum variability range (L) dfl VCO control sensitivity B [First SIF Block] So Conversion gain VG 5.5 MHz output level	45 95 3.7	50		V
Maximum allowable input V _{IN} max No-signal video output voltage V13 Sync tip voltage V13 tip Video output level Vo Black noise threshold voltage V _{BTH} Black noise clamp voltage V _{BCL} Video signal-to-noise ratio S/N C-S beat IC-S Frequency characteristics f _C 6 MHz Differential gain Differential phase DP Maximum AFT voltage V10H Minimum AFT voltage V10L AFT detection sensitivity Sf VIF input resistance Ri VIF input resistance Ri VIF input apacitance Ci APC pull-in range (U) f _{PU} APC pull-in range (U) f _{PL} AFT tolerance frequency 1 dfa1 VCO 1 maximum variability range (U) dfu VCO 2 maximum variability range (L) dfl VCO control sensitivity B First SIF Block SIN max First SIF input resistance Rin(SIF) 33.	95 3.7		40	dBµV
No-signal video output voltage	3.7	100		dB
Sync tip voltage V13 tip Video output level Vo Black noise threshold voltage VBTH Black noise clamp voltage VBCL Video signal-to-noise ratio S/N C-S beat IC-S Frequency characteristics fc 6 MHz Differential gain DG Differential phase DP Maximum AFT voltage V10H Minimum AFT voltage V10L AFT detection sensitivity Sf VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) fpu APC pull-in range (L) fpl APC pull-in range (L) fpl AFT tolerance frequency 1 dfa1 VCO 1 maximum variability range (U) dfu VCO 1 maximum variability range (L) dfl VCO control sensitivity B First SIF Block] Conversion gain VG So Maximum first SIF input Sin max First SIF input tresistance Rin(SIF) 33.4 MHz				dBµV
Video output level Vo Black noise threshold voltage VBTH Black noise clamp voltage VBCL Video signal-to-noise ratio S/N C-S beat IC-S Frequency characteristics fc 6 MHz Differential gain DG Differential phase DP Maximum AFT voltage V10H Minimum AFT voltage V10L AFT detection sensitivity Sf VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) fpu Fpu APC pull-in range (L) fpl APC pull-in range (L) ffl VCO 1 maximum variability range (U) dfu VCO 1 maximum variability range (L) dfl VCO 2 throis resitivity B First SIF Block] Conversion gain VG So Maximum first SIF input Sin max First SIF input tresistance Rin(SIF) 33.4 MHz First SIF input capacitance Cin(SIF) 33.4 MHz <	1.3	4.0	4.3	V
Black noise threshold voltage		1.6	1.9	V
Black noise clamp voltage	1.7	2.0	2.3	Vp-p
Video signal-to-noise ratio S/N C-S beat IC-S Frequency characteristics f _C 6 MHz Differential gain DG Differential phase DP Maximum AFT voltage V10H Minimum AFT voltage V10L AFT detection sensitivity Sf VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) f _{PU} APC pull-in range (L) f _{PL} AFT tolerance frequency 1 dfa1 VCO 1 maximum variability range (U) dfu VCO 1 maximum variability range (L) dfl VCO control sensitivity B [First SIF Block] Conversion gain VG 5.5 MHz output level S _O Maximum first SIF input S _{IN} max First SIF input resistance R _{IN} (SIF) 33.4 MHz First SIF input capacitance C _{IN} (SIF) 33.4 MHz [SIF Block] VII(lim) 5.5 MHz ± 30 kHz	0.7	1.0	1.3	V
C-S beat	2.0	2.3	2.6	V
Frequency characteristics Differential gain Differential phase DP Maximum AFT voltage Minimum AFT voltage V10L AFT detection sensitivity VIF input resistance VIF input capacitance APC pull-in range (U) AFT deleraction frequency 1 VCO 1 maximum variability range (U) VCO control sensitivity B Si WIF input capacitance Ci 38.9 MHz APC pull-in range (U) APC pull-in range (L) AFT tolerance frequency 1 VCO 1 maximum variability range (U) VCO control sensitivity B Si Si Maximum first SIF input Si Mix max First SIF input resistance Rin(SIF) Si First SIF input capacitance Cin(SIF) Si Mix and Hz EIFI Block] Limiting sensitivity Vii(lim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz	48	52		dB
Differential gain	44	49		dB
Differential phase Maximum AFT voltage Minimum AFT voltage V10L AFT detection sensitivity VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) APC pull-in range (L) AFT tolerance frequency 1 VCO 1 maximum variability range (U) VCO 1 maximum variability range (L) VCO control sensitivity B [First SIF Block] Conversion gain VG 5.5 MHz output level First SIF input resistance Rin(SIF) 33.4 MHz [SIF Block] Limiting sensitivity VII(lim) FM detector output voltage V10H V10L AFT tolerance Rin 38.9 MHz 48.9 MHz 48.9 MHz 48.1 MHz 48.2 MHz 48.1 MHz 48.1 MHz 48.1 MHz 48.1 MHz 48.2 MHz 4	-3	-1.5		dB
Maximum AFT voltage V10H Minimum AFT voltage V10L AFT detection sensitivity Sf VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) fPU APC pull-in range (L) fPL AFT tolerance frequency 1 dfa1 VCO 1 maximum variability range (U) dfu VCO 1 maximum variability range (L) dfl VCO control sensitivity B [First SIF Block] Conversion gain VG 5.5 MHz output level So Maximum first SIF input SIN max First SIF input capacitance RIN(SIF) 33.4 MHz First SIF input capacitance CIN(SIF) 33.4 MHz [SIF Block] Uirl(lim) Limiting sensitivity VIi(lim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz		3	8	%
Minimum AFT voltage AFT detection sensitivity VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) APC pull-in range (L) AFT tolerance frequency 1 VCO 1 maximum variability range (U) VCO 1 maximum variability range (L) VCO control sensitivity B IFirst SIF Block] Conversion gain VG 5.5 MHz output level Maximum first SIF input First SIF input capacitance RIN(SIF) SIN max First SIF input capacitance CIN(SIF) SIN Hz ± 30 KHz VO(FM) S.5 MHz ± 30 KHz		3	8	deg
AFT detection sensitivity VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) APC pull-in range (L) AFT tolerance frequency 1 VCO 1 maximum variability range (U) VCO 1 maximum variability range (L) VCO control sensitivity B [First SIF Block] Conversion gain VG 5.5 MHz output level Maximum first SIF input First SIF input capacitance First SIF input capacitance CIN(SIF) S.5 MHz ± 30 kHz VO(FM) S.5 MHz ± 30 kHz	7.5	8.5	9.0	V
AFT detection sensitivity VIF input resistance Ri 38.9 MHz VIF input capacitance Ci 38.9 MHz APC pull-in range (U) APC pull-in range (L) AFT tolerance frequency 1 VCO 1 maximum variability range (U) VCO 1 maximum variability range (L) VCO control sensitivity B [First SIF Block] Conversion gain VG 5.5 MHz output level Maximum first SIF input First SIF input capacitance First SIF input capacitance CIN(SIF) S.5 MHz ± 30 kHz VO(FM) S.5 MHz ± 30 kHz	0	0.2	1.0	V
VIF input resistance VIF input capacitance Ci 38.9 MHz APC pull-in range (U) APC pull-in range (L) AFT tolerance frequency 1 VCO 1 maximum variability range (U) VCO 1 maximum variability range (L) VCO control sensitivity B [First SIF Block] Conversion gain VG Maximum first SIF input First SIF input resistance Rin 38.9 MHz 48.9 MHz 38.9 MHz 38.9 MHz 49.0 APC pull-in range (U) AFT tolerance frequency 1 Afa1 VCO 1 maximum variability range (U) Affu VCO 2 maximum variability range (L) B [First SIF Block] Conversion gain VG 5.5 MHz output level So Maximum first SIF input SIN max First SIF input resistance Rin(SIF) 33.4 MHz [SIF Block] Limiting sensitivity VIi(lim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz	29	37	47	mV/kHz
VIF input capacitance Ci 38.9 MHz APC pull-in range (U) f _{PU} APC pull-in range (L) f _{PL} AFT tolerance frequency 1 dfa1 VCO 1 maximum variability range (U) dfu VCO 1 maximum variability range (L) dfl VCO control sensitivity B [First SIF Block] VG Conversion gain VG 5.5 MHz output level So Maximum first SIF input S _{IN} max First SIF input resistance R _{IN} (SIF) 33.4 MHz First SIF input capacitance C _{IN} (SIF) 33.4 MHz [SIF Block] Vi(lim) Limiting sensitivity VIi(lim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz		1.5		kΩ
APC pull-in range (U) APC pull-in range (L) AFT tolerance frequency 1 VCO 1 maximum variability range (U) VCO 1 maximum variability range (L) VCO control sensitivity B [First SIF Block] Conversion gain VG 5.5 MHz output level So Maximum first SIF input First SIF input resistance R _{IN} (SIF) First SIF input capacitance CI _N (SIF) Sin MHz [SIF Block] VIi(lim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz		3		pF
APC pull-in range (L) f _{PL} AFT tolerance frequency 1 dfa1 VCO 1 maximum variability range (U) dfu VCO 1 maximum variability range (L) dfl VCO control sensitivity B [First SIF Block] VG Conversion gain VG 5.5 MHz output level So Maximum first SIF input SIN max First SIF input resistance RIN(SIF) 33.4 MHz First SIF input capacitance CIN(SIF) 33.4 MHz [SIF Block] Limiting sensitivity VIi(Iim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz	1.0	1.5		MHz
AFT tolerance frequency 1 dfa1 VCO 1 maximum variability range (U) dfu VCO 1 maximum variability range (L) dfl VCO control sensitivity B [First SIF Block] VG Conversion gain VG 5.5 MHz output level So Maximum first SIF input SIN max First SIF input resistance RIN(SIF) 33.4 MHz First SIF input capacitance CIN(SIF) 33.4 MHz [SIF Block] Uirliting sensitivity VIi(Iim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz		-1.5	-0.8	MHz
VCO 1 maximum variability range (U) VCO 1 maximum variability range (L) VCO control sensitivity B [First SIF Block] Conversion gain 5.5 MHz output level So Maximum first SIF input First SIF input resistance RIN(SIF) First SIF input capacitance CIN(SIF) S3.4 MHz [SIF Block] Limiting sensitivity VIi(lim) FM detector output voltage VCO 1 maximum variability range (U) Bdu dfu dfu dfu dfu dfu dfu dfu	-500	0	+500	kHz
VCO 1 maximum variability range (L) VCO control sensitivity B [First SIF Block] Conversion gain VG 5.5 MHz output level Maximum first SIF input First SIF input resistance R _{IN} (SIF) S3.4 MHz First SIF input capacitance C _{IN} (SIF) 33.4 MHz [SIF Block] Limiting sensitivity VIi(lim) FM detector output voltage VO(FM) SB VG VG VG VG VG VG VG VG VG V	1.7	2.0		MHz
VCO control sensitivity B [First SIF Block] Conversion gain VG 5.5 MHz output level So Maximum first SIF input SIN max First SIF input resistance R _{IN} (SIF) 33.4 MHz First SIF input capacitance C _{IN} (SIF) 33.4 MHz [SIF Block] Limiting sensitivity VI(IIII) FM detector output voltage V _O (FM) 5.5 MHz ± 30 kHz		-2	-1	MHz
[First SIF Block] VG Conversion gain VG 5.5 MHz output level So Maximum first SIF input SIN max First SIF input resistance RIN(SIF) 33.4 MHz First SIF input capacitance CIN(SIF) 33.4 MHz [SIF Block] Uirliting sensitivity VII(Iim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz	1.15	2.3	4.6	kHz/m\
Conversion gain VG 5.5 MHz output level So Maximum first SIF input SIN max First SIF input resistance RIN(SIF) 33.4 MHz First SIF input capacitance CIN(SIF) 33.4 MHz [SIF Block] Uirliting sensitivity VII(Iim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz		2.0		1.0.12,
5.5 MHz output level SO Maximum first SIF input SIN max First SIF input resistance RIN(SIF) 33.4 MHz First SIF input capacitance CIN(SIF) 33.4 MHz [SIF Block] Uirlim Vil(Iim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz	32	35	38	dB
Maximum first SIF input SIN max First SIF input resistance RIN(SIF) 33.4 MHz First SIF input capacitance CIN(SIF) 33.4 MHz [SIF Block] Uiriting sensitivity VII(Iim) FM detector output voltage VO(FM) 5.5 MHz ± 30 kHz	84	87	90	mVrms
First SIF input resistance R _{IN} (SIF) 33.4 MHz First SIF input capacitance C _{IN} (SIF) 33.4 MHz [SIF Block] Vii(Iim) Limiting sensitivity VIi(Iim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz	85	88	91	mVrms
First SIF input capacitance C _{IN} (SIF) 33.4 MHz [SIF Block] VI(Iim) Limiting sensitivity VI(Iim) FM detector output voltage V _O (FM) 5.5 MHz ± 30 kHz		2		kΩ
SIF Block		3		pF
Limiting sensitivity VIi(Iim) FM detector output voltage Vo(FM) 5.5 MHz ± 30 kHz		ŭ		
FM detector output voltage V _O (FM) 5.5 MHz ± 30 kHz		43	49	dBµV
1 0 1 1	390	500	630	mVrms
AM rejection ratio AMR	50	60	000	dB
Total harmonic distortion THD		0.2	1.5	%
SIF S/N S/N (FM)	55	60	1.0	dB
[SIF Switch Block] Switches A, B, and C: H = open, L = ground	55	00		1 40
NTSC mode 6-dB amplifier NTSW	5	6	7	dB
SIF crosstalk 21 CT21	51	57	,	dB
SIF crosstalk 22 CT22	51	57		dB
SIF Crosstalk 22 CT22 SIF crosstalk 23 CT23	51	57		dB
	51	57 57		-
SIF crosstalk 24 CT24 Switch threshold low-level voltage SW (L)	51	5/		dB V

Pin Assignment



Application Circuit Diagram

Switch B

L Н


Н

Н


L

Н Н Н Н


Н




Internal Equivalent Circuit Diagram



AC Characteristics Test Circuit Diagram



Test Circuit Input Impedance Test Circuit (VIF and first SIF input impedance)



LA7566

Pin Functions

Pin No.	Symbol	Pin function	Equivalent circuit
1	FM DET OUT	• Audio FM detector output. Deemphasis is switched internally in the IC. (5 k Ω and 7.5 k Ω) This switching is linked to the SIF input switch. An external emitter-follower circuit must be provided if the deemphasis is disabled.	1 2κΩ 1 0.01 μ F 2 λ Ω 2 λ Ω 3 λ Δ Δ Δ Θ Γ Κ Δ Δ Δ Θ Γ Κ Δ Δ Δ Δ Θ Γ Κ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ
2	SIF FILTER	• Connection for a filter that holds the FM detector output DC voltage at a fixed level. Normally, a 1-µF electrolytic capacitor is used. To improve the low band (around 50 Hz) frequency characteristics, increase the value of this capacitor (C1).	
5 6	VIF IN	• VIF amplifier input. The input circuit is constructed as a balanced input, and the input has the following impedance characteristics: $R\approx 1.5~k\Omega$ $C\approx 3~pF$	5 \$1kΩ \$1kΩ A09770

Continued on next page.

Continued from preceding page.

Pin No.	Symbol	Pin function	Equivalent circuit
7	IF AGC	• IF AGC filter connection. The AGC voltage is created at pin 7 from the signal to which peak detection was applied by the internal AGC detector. Additionally, the IC includes an internal second AGC filter (a lag-lead filter) used to create a dual time constant. A 0.022 µF capacitor is used as the external capacitor. The value of this capacitor must be adjusted according to measurement of the sag, AGC speed, and other circuit aspects.	2kΩ **1kΩ **10kΩ **7
8	1st SIF IN	First SIF input. A DC cut capacitor must be inserted in the input to this circuit. When a SAW filter is used: The first SIF sensitivity can be increased by inserting an inductor between the SAW and the IC to match the SAW output and IC input capacitances. When an intercarrier system is used: This pin must be connected to ground through a capacitor.	2kΩ 2kΩ A09772
9	RF AGC OUT	• RF AGC output. This output controls the tuner RF AGC. This is an open-collector output with an inserted 100-Ω protective resistor. Determine the value of the external bleeder resistor to match the tuner specifications.	VCC \$500Ω 100Ω 3pF 3pF
10	AFT OUT	• AFT output. The AFT center voltage is created with an external bleeder resistor. The AFT gain increases as the value of this bleeder resistor increases. The value of this resistor must not exceed 390 kΩ. This circuit includes a control function that controls the AFT voltage to be equal to the center voltage in weak field reception conditions.	Α09774

Continued on next page.

Continued from preceding page.

Pin No.	Symbol	Pin function	Equivalent circuit
11 12	VCO	VCO tank circuit used for video detection. See the separately provided documentation for the tank circuit coil (inductor) specifications.	12 1.2kΩ 1.2kΩ A09775
13 14	VIDEO OUT EQ FILTER	 Equalizer circuit. This circuit corrects the video signal frequency characteristics. Notes on equalizer amplifier design: The equalizer amplifier is designed as a voltage follower amplifier with a gain of about 2.3 dB. When the frequency characteristics are corrected, connect an inductor, a capacitor, and a resistor in series between pin 14 and ground. The equalizer amplifier gain is given by:	2κΩ 1κΩ 13 9.2κΩ π π π π π π π π π π π π π π π π π π π
15 16	PAL VIDEO IN NT VIDEO IN	Equalizer amplifier inputs. Pin 15 is for PAL, and pin 16 for NTSC format signals. These inputs are linked to and switched by the SIF switches.	15 200Ω 16 200Ω 200Ω
17	APC FILTER	• PLL detector APC filter connection. The APC time constants are switched internally in the IC. When locked, the VCO is controlled over the path A, and the loop gain is reduced. When unlocked and during weak field reception, the VCO is controlled over the path B, thus increasing the loop gain. We recommend values of: $R = 150 \text{ to } 390 \ \Omega, \text{ and } C = 0.47 \ \mu\text{F}$ for the loop filter constants.	FRO APC APC 11κΩ 11κΩ 11κΩ 17 Α09778

Continued on next page.

Continued from preceding page.

Pin No.	Symbol	Pin function	Equivalent circuit	
18	COMP OUT	• Output for the video signal that includes the SIF carrier. A resistor must be inserted between pin 18 and ground to acquire an adequate drive capability. $R \ge 470~\Omega$	1.5kΩ 2kΩ ————————————————————————————————————	
19	1st SIF OUT	First SIF output The signal output from this pin is passed through a bandpass filter and input to the SIF circuit. This is an emitter-follower output.	19 1kΩ 109780	
20	FM FILTER	 The FM detector signal-to-noise ratio can be improved by inserting a filter in the FM detector bias line. C1 should have a value of 0.47 μF or greater, and 1 μF is recommended. If the FM detector is not used, pin 20 must be connected to ground through a 2-kΩ resistor. This stops the FM detector VCO circuit. 	2.5kΩ 2.5kΩ 1.5kΩ	
21 22 23 24	SIF IN (4.5 MHz) SIF IN (5.5 MHz) SIF IN (6.0 MHz) SIF IN (6.5 MHz) RF AGC VR	SIF inputs. Four input pins are provided to support multi-side systems, and a switching function is also included. Since buzzing and bass beating can occur if interference signals, such as the video signal or the chrominance signal, enter these pins, extra care must be taken in designing the input circuit pattern layout. Note that pin 24 also functions as the RF AGC adjustment pin. This pin sets the tuner RF AGC operating point. Also, the FM output and the video output can be muted at the same time by setting this pin to the ground level. Switch ABC OHHZ 6.5 MHZ 4.5 MHZ HHHHH HLHH HLHH HLHH HLHH HLHH HLHH	VCC VBGZ-3.5 V	

Notes on Sanyo SAW Filters

There are two types of SAW filters, which differ in the piezoelectric substrate material, as follows:

1. Lithium tantalate (LiTaO3) SAW filter

 $TSF11 \square \square \square \cdots Japan$ $TSF12 \square \square \square \cdots US$

Although lithium tantalate SAW filters have the low temperature coefficient of –18 ppm/°C, they suffer from a large insertion loss. However, it is possible, at the cost of increasing the number of external components required, to minimize this insertion loss by using a matching circuit consisting of coils and other components at the SAW filter output. At the same time as minimizing insertion loss, this technique also allows the frequency characteristics, level, and other aspects to be varied, and thus provides increased circuit design flexibility. Also, since the SAW filter reflected wave level is minimal, the circuit can be designed with a small in-band ripple level.


2. Lithium niobate (LiNbO3) SAW filter

 $TSF52 \square \square \square \cdots US$ $TSF53 \square \square \square \cdots PAL$

Although lithium niobate SAW filters have the high temperature coefficient of –72 ppm/°C, they feature an insertion loss about 10 dB lower than that of lithium tantalate SAW filters. Accordingly, there is no need for a matching circuit at the SAW filter output. Although the in-band ripple is somewhat larger than with lithium tantalate SAW filters, since they have a low impedance and a small field slew, they are relatively immune to influences from peripheral circuit components and the geometry of the printed circuit board pattern. This allows stable out-of-band trap characteristics to be acquired. Due to the above considerations, lithium tantalate SAW filters are used in applications for the US and Japan that have a high IF frequency, and lithium niobate SAW filters are used in PAL and US applications that have a low IF frequency.

Notes on SAW Filter Matching

In SAW filter input circuit matching, rather than matching the IF frequency, flatter video band characteristics can be acquired by designing the tuning point to be in the vicinity of the audio carrier rather than near the chrominance carrier. The situation shown in figure on the right makes it easier to acquire flat band characteristics than that in figure on the left.



With the tuning set to the IF frequency

With the tuning set to the vicinity of S and C

Coil Specifications

	JAPAN f = 58.75 MHz	US f = 45.75 MHz	PAL f = 38.9 MHz
VCO coils	S	S C=39pF A09785	S
	Test production No. 16991A Tokyo Parts Industrial Co., Ltd.	Test production No. 16687A Tokyo Parts Industrial Co., Ltd.	Test production No. 16686A Tokyo Parts Industrial Co., Ltd.
	Picture	Picture	Picture
SAW filters (split)	TSF1137U	TSF1241	TSF5315
	SOUND	SOUND	SOUND
CANALCIA (C. 1.)		TSF5220	TSF5321
SAW filters (inter)		TSF5221	TSF5344

Tokyo Parts Industrial Co., Ltd. 236 Hinode Machi Isesaki Shi, Gunma Prefecture Japan TEL: +81-270-23-3731

Notes on VCO Tank Circuits

1. Built-in capacitor VCO tank circuits

When the power is turned on, the heat generated by the IC is transmitted through the printed circuit board to the VCO tank circuit. At this point, the VCO coil frame functions as a heat sink and the IC heat is dissipated. As a result, it becomes more difficult to transmit heat to the VCO tank cricuit's built-in capacitor, and the influence of drift at power on is reduced. Therefore, it suffices to design the circuit so that the coil and capacitor thermal characteristics cancel. Ideally, it is better to use a coil with a core material that has low temperature coefficient characteristics.

2. External capacitor VCO tank circuits

When an external capacitor is used, heat generated by the IC is transmitted through the printed circuit board directly to the VCO tank circuit external capacitor. While this capacitor is heated relatively early after the power is turned on, the coil is not influenced as much by this heat, and as a result the power-on drift is increased. Accordingly, a coil whose core material has low temperature coefficient characteristics must be used. It is also desirable to use a capacitor with similarly low temperature coefficient characteristics.

Note: Applications that use an external capacitor here must use a chip capacitor. If an ordinary capacitor is used, problems such as the oscillator frequency changing with the capacitor orientation may occur.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1998. Specifications and information herein are subject to change without notice.