

VHS-format VCR **Video Signal Processor**

Overview


The LA7390N is a single-chip video signal processing IC that is compatible with three systems.

Features

- Compatible with three systems (PAL/MESECAM/4.43-NTSC).
- · All filters on chip, except for PB-LPF for chroma (cutoff frequency requires no adjustment).
- No adjustment of YNR and DOC levels.
- Double high-pass noise canceller on chip.
- Linear phase-type picture control on chip.
- fsc output can be used as clock for OSD IC.
- DCC circuit on chip.
- High-speed AFC circuit on chip.
- · Smallest package in the industry.
- · Few components needed.

Package Dimensions unit: mm

3170-DIP36S



Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------|---------------------|------------|-------------|------|
| Maximum supply voltage | V _{CC} max | | 7.0 | V |
| Allowable power dissipation | Pdmax | Ta≦65°C | 1070 | mW |
| Operating temperature | Topr | | -10 to +65 | °C |
| Storage temperature | Tstg | | -40 to +150 | °C |

Operating Conditions at $Ta = 25^{\circ}C$

| Parameter | Symbol | Conditions | Ratings | Unit |
|--------------------------------|--------------------|------------|------------|------|
| Recommended supply voltage | V _{CC} | | 5.0 | ٧ |
| Operating supply voltage range | V _{CC} op | | 4.8 to 5.2 | V |

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Operating Characteristics at Ta = 25°C, $V_{\rm CC}$ = 5.0 V

| Parameter | Symbol | Input | Output | Conditions | min | typ | max | Unit |
|---|-------------------|-------|--------|---|------|------|------|-------|
| [REC Mode Y] | | | | | 1 | | 1 | |
| Current drain REC | I _{CC} R | | | When $V_{CC} = 5$ V (when there is no signal), measure sum of incoming current at pins 24 and 29 | 95 | 120 | 145 | mA |
| AGC adjustment | CAGC | T31A | | V _{IN} = 1.0 p-p video signal, use VR33 to adjust T3 output to 0.5 Vp-p | | | | |
| VCA control characteristics | VCA | T31A | T3 | Measure T3 output level when S9 is set to 2 | 0.48 | 0.5 | 0.52 | Vp-p |
| AGC adjustment voltage | V_{AGC} | T31A | T33 | Measure T33 DC voltage in above state | 3.2 | 3.4 | 3.6 | V |
| AGC detection voltage | V _{AD} | T31A | T32 | Measure T32 DC voltage in same manner | 1.2 | 1.4 | 1.6 | V |
| EE output level | V _{EE} | T31A | T28A | Measure T28A output level in same manner | 0.92 | 0.97 | 1.02 | Vp-p |
| AGC Output 1 | AGC 1 | T31A | Т3 | V _{IN} = 2.0 Vp-p video signal Measure T3 output level | 500 | 540 | 560 | mVp-p |
| AGC Output 2 | AGC 2 | T31A | Т3 | V _{IN} = 0.5 Vp-p video signal Measure T3 output level | 470 | 490 | 500 | mVp-p |
| AGC Output 3 | AGC 3 | T31A | Т3 | V _{IN} = 700 mVp-p LUMI, 600 mVp-p SYNC, measure T3 SYNC level | 135 | 150 | 165 | mVp-p |
| AGC Output 4 | AGC 4 | T31A | Т3 | V _{IN} = 700 mVp-p LUMI, 150 mVp-p SYNC, measure T3 SYNC level | 70 | 85 | 100 | mVp-p |
| Sync separation output level | V_{SYR} | T31A | T26 | V _{IN} = 1.0 Vp-p video signal, measure T26 output pulse wave high value | 4.0 | 4.2 | 4.4 | Vp-p |
| Sync separation output pulse width | PW _{SYR} | T31A | T26 | V _{IN} = 1.0 Vp-p video signal, measure T26 output pulse width | 4.4 | 4.7 | 5.0 | μs |
| Sync separation output leading edge delay time | ΔT _{SYR} | T31A | T26 | V _{IN} = 1.0 Vp-p video signal, measure delay time of output SYNC versus input SYNC | 0.6 | 0.8 | 1.0 | μs |
| Sync separation threshold level | TH _{SYR} | T31A | T26 | Gradually attenuate the input level, measure input level at point when output pulse width widens 1 µs or more beyond PWSYR | | -18 | -14 | dB |
| Sync chip level, pedestal level, white level measurement (REC) | L _{VOR} | T31A | T28 | Measure electric potential for each of the T28 video output sync tip, pedestal, and white peak, and assign the measured values to L _{SYN} , L _{PED} , and L _{WHI} , respectively | | | | |
| Pseudo V insertion level (REC) | Δ VDR | T31A | T28 | Measure T28 DC voltage when 5 V is applied to T27, and assign the measured value to L_{VDR} and calculate the difference with L_{SYN} $\Delta VDR = L_{SYN} - L_{VDR}$ | -80 | 0 | +80 | mV |
| Pseudo H insertion level (REC) | Δ HDR | T31A | T28 | Measure T28 DC voltage when 2.7 V is applied to T27, and assign the measured value to L_{HDR} and calculate the difference with L_{PED} $\Delta HDR = L_{PED} - L_{HDR}$ | -200 | -100 | 0 | mV |
| White insertion level (REC) | Δ WHR | T31A | T28 | Measure T28 DC voltage when 1.3 V is applied to T27, and assign the measured value to L_{WHR} and calculate the difference with L_{WHI} $\Delta WHR = L_{WHI} - L_{WHR}$ | 150 | 250 | 350 | mV |
| VCA detection voltage | VVCA | T31A | T8 | Measure T8 DC voltage | 3.1 | 3.4 | 3.7 | V |
| REC YNR operation EP/LP | YR-YNR | T31A | T2 | V _{IN} = white 50% + CW (15.81 mVp-p) calculate ratio between 32f _H component and 32.5f _H component | 3.5 | 4.5 | 5.5 | dB |
| Y-LPF frequency characteristics | YLPF1 | T31A | T2 | V _{IN} = standard multiburst signal 1 Vp-p, measure 2 MHz response to 500 kHz at T2 | 0.2 | 0.7 | 1.2 | dB |
| | YLPF2 | T31A | T2 | V _{IN} = standard multiburst signal 1 Vp-p, measure 4.8 MHz response to 500 kHz at T2 | -4.5 | -3.5 | -2.5 | dB |
| FM modulator output level | V_{FM} | | T34 | No input, use VR36 to adjust output frequency to 4 MHz, measure output level | 0.8 | 1.0 | 1.2 | Vp-p |
| FM modulator secondary distortion | H _{MOD} | | T34 | Calculate ratio of 8 MHz component to 4 MHz in the above state | | -40 | -35 | dB |
| FM modulator modulation sensitivity | S _{MOD} | Т3 | T34 | Measure amplitude of change in output frequency when 2.6 V DC or 3.1 V DC is applied to T3, 2 x (f3.1 – f2.6) | 1.6 | 2.0 | 2.4 | MHz/V |

Continued from preceding page.

| Parameter | Symbol | Input | Output | Conditions | min | typ | max | Unit |
|--------------------------------------|---------------------|------------------|--------------------|---|------|------|------|-------|
| FM modulator linearity | L _{MOD} | T3 | T34 | Measure output frequency when 2.85 V DC applied to T3, $L_{MOD} = \frac{f2.85 - (f3.1 + f2.6)/2}{S_{MOD}} \times 100$ | | 0 | 2 | % |
| 1/2 f _H carrier shift | CS1 | | T34 | Measure amplitude of change in output frequency when SW35B is off and SW35A is switched from on to off | | 7.8 | 9.5 | kHz |
| | CS2 | | T34 | Measure amplitude of change in output frequency when SW35B is on and SW35A is switched from on to off | 6.8 | 7.8 | 9.5 | kHz |
| Emphasis gain | G _{EMPH} | ТЗА | T4 | V _{IN} = 0.5 Vp-p 10 kHz sine wave Measure ratio of levels of input and output amplitude at T4 | -0.5 | 0 | +0.5 | dB |
| Detail enhancer characteristics | G _{ENH1} | ТЗА | T4 | V _{IN} = 158 mVp-p 2 MHz sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH} | 0.9 | 1.4 | 1.9 | dB |
| | G _{ENH2} | ТЗА | T4 | V _{IN} = 50 mVp-p 2 MHz, sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH} | 2.2 | 3.2 | 4.2 | dB |
| | G _{ENH3} | ТЗА | T4 | V _{IN} = 15.8 mVp-p 2 MHz sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH} | 4.0 | 5.0 | 6.0 | dB |
| | G _{ENH4} | ТЗА | T4 | V _{IN} = 15.8 mVp-p 2 MHz sine wave Measure output amplitude at T4 in edit mode, calculate difference with G _{EMPH} | 1.8 | 2.8 | 3.8 | dB |
| Non linear emphasis characteristics | G _{NLEMP1} | ТЗА | T4 | V _{IN} = 500 mVp-p 2 MHz Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH} | 0.5 | 1.4 | 2.3 | dB |
| | G _{NLEMP2} | ТЗА | T4 | V _{IN} = 158 mVp-p 2 MHz Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH} | 2.6 | 3.8 | 5.2 | dB |
| | G _{NLEMP3} | ТЗА | T4 | V _{IN} = 50 mVp-p 2 MHz Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH} | 4.9 | 6.4 | 7.9 | dB |
| Main linear emphasis characteristics | G _{ME1} | ТЗА | T4 | V _{IN} = 50 mVp-p 200 kHz sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH} | 4.9 | 5.2 | 5.5 | dB |
| | G _{ME2} | ТЗА | T4 | V _{IN} = 50 mVp-p 2 MHz sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH} | 13.1 | 13.6 | 14.1 | dB |
| White clipping level | L _{WC} | ТЗА | T4 | V _{IN} = 500 mVp-p white 100% video signal Measure white clipping level at T4 | 186 | 193 | 200 | % |
| Dark clipping level | L _{DC} | ТЗА | T4 | V _{IN} = 500 mVp-p white 100% video signal Measure dark clipping level at T4 | -60 | -55 | -50 | % |
| [PB Mode Y] | | | T | | | | | |
| Current drain PB | IccP | | | Incoming current at pins 24 and 29 when $V_{CC} = 5.0 \text{ V}$ | 125 | 155 | 185 | mA |
| Dropout compensation period | T _{DOC} | T33A T3A | T28A | T33A: 4 MHz, 300 mVp-p sine wave T3A: 0.5 Vp-p video signal T28A: time from when input went to 0 until T28A output returned, SW9 → 1 | 0.35 | 0.5 | 0.65 | ms |
| DOC loop gain | GDOC | T33A T3A | T11 | T33A: 4 MHz, 300 mVp-p sine wave T3A: 0.5 Vp-p video signal T33A: Input/output response when 5H have elapsed after input went to 0, SW9 → 3 | -1.0 | 0 | +1.0 | dB |
| FM demodulation voltage | V _{DEM4} | T33A | T2 | V _{IN} = 300 mVp-p, f = 4 MHz, Output DC Voltage | 1.5 | 2.0 | 2.5 | V |
| FM demodulation sensitivity | S _{DEM} | T33A | T2 | V _{IN} = 300 mVp-p, f = 2 MHz, V _{DEM2} V _{IN} = 300 mVp-p, f = 6 MHz, V _{DEM6} Calculate S _{DEM} = (V _{DEM6} - V _{DEM2})/4 | 0.36 | 0.45 | 0.54 | V/MHz |
| FM demodulation linearity | L _{DEM} | L _{DEM} | = V _{DEN} | N4 ⁻ (V _{DEM6} + V _{DEM2})/2 V _{DEM6} - V _{DEM2} x 100 | -3.5 | 0 | +3.5 | % |

Continued from preceding page.

| Parameter | Symbol | Input | Output | Conditions | min | typ | max | Unit |
|---|----------------------|-------|--------|--|-------|-------|-------|-------|
| Carrier leak | CL | T33A | T2 | V _{IN} = 300 mVp-p, f = 4 MHz Ratio between 4 MHz component of T2 and S _{DEM} | | -40 | -35 | dB |
| PB YNR characteristics LP/EP | GP-YNR | ТЗА | T24A | V _{IN} = white 50% + CW (15.8 mVp-p) Ratio between 32f _H component and 32.5f _H component | -11 | -9 | -7 | dB |
| PB LNC characteristics SP | GP-LNC | ТЗА | T24A | V _{IN} = white 50% + CW (15.8 mVp-p) Ratio between 32f _H component and 32.5f _H component | -12 | -10 | -8 | dB |
| Playback through gain | G _{PB} | ТЗА | T28A | Apply V _{IN} = 0.5 Vp-p video signal to pin 3, and determine ratio between T28A output level and input level | 4.0 | 5.5 | 7.0 | dB |
| Nonlinear de-emphasis characteristics | GNL _{DEEM1} | ТЗА | T28A | V _{IN} = white 50% + CW f = 1 MHz, measure input/output response, difference with 158 mVp-p, GPB | -2.8 | -1.8 | -0.8 | dB |
| | GNL _{DEEM2} | ТЗА | T28A | f = 1 MHz, 50 mVp-p | -5.0 | -4.0 | -3.0 | dB |
| Noise canceller | G _{WNC1} | T3A | T28A | f = 1.5 MHz, 158 mVp-p | -1.3 | -0.8 | -0.3 | dB |
| characteristics | G _{WNC2} | T3A | T28A | f = 1.5MHz, 50 mVp-p | -5.0 | -4.0 | -3.0 | dB |
| | G _{WNC3} | T3A | T28A | f = 1.5 MHz, 15.8 mVp-p | -14.0 | -12.0 | -10.0 | dB |
| PIC-CTL center response characteristics | G _{PC} | ТЗА | T28A | f = 2MHz, 158 mVp-p | 1.2 | 1.7 | 2.2 | dB |
| PIC-CTL hard response characteristics | G _{PH} | ТЗА | T28A | f = 2MHz, 158 mVp-p | 7.0 | 8.0 | 10.0 | dB |
| PIC-CTL soft response characteristics | G _{PS} | ТЗА | T28A | f = 2MHz, 158 mVp-p | -10.0 | -8.0 | -7.0 | dB |
| Sync tip level, pedestal level, white level measurement (PB) | L _{VOR} | T3A | T28A | With V_{IN} = white 100% and T28A at 1.0 Vp-p, measure electric potential for each of the pin 28 video output sync tip, pedestal, and white peak, and assign the measured values to L_{SYN} , L_{PED} , and L_{WHI} , respectively | | | | |
| Pseudo V insertion level (PB) | Δ VDP | ТЗА | T28 | Measure pin 28 DC voltage when 5 V is applied to pin 27, and assign the measured value to L_{VDP} , and calculate the difference with L_{SYN} Δ VDP = L_{SYN} $ L_{VDP}$ | -80 | 0 | +80 | mV |
| Pseudo H insertion level (PB) | Δ HDP | ТЗА | T28 | Measure pin 28 DC voltage when 2.7 V is applied to pin 27, and assign the measured value to L_{HDP} , and calculate the difference with L_{PED} Δ HDP = L_{PED} $ L_{HDP}$ | -300 | -200 | -100 | mV |
| White insertion level (PB) | ∆ WHP | ТЗА | T28 | Measure pin 28 DC voltage when 1.3 V is applied to pin 27, and assign the measured value to L_{WHP} , and calculate the difference with L_{WHI} Δ WHP = L_{WHI} $ L_{WHP}$ | 20 | 120 | 220 | mV |
| Sync separation output level | V _{SYP} | ТЗА | T26 | V _{IN} = 0.5 Vp-p video signal, pin 26 output pulse wave high value | 4.0 | 4.2 | 4.4 | Vp-p |
| Sync separation output pulse width | PW _{SYP} | ТЗА | T26 | $V_{IN} = 0.5 \text{ Vp-p video signal, pin 26 output}$ pulse width | 4.4 | 4.7 | 5.0 | μs |
| Sync separation output leading edge delay time | ΔT _{SYP} | ТЗА | T26 | V_{IN} = 0.5 Vp-p video signal, measure delay time of output SYNC versus input SYNC | 0.9 | 1.1 | 1.3 | μs |
| 4.2 V regulator operation check | V _{REG} | | T25 | Measure DC level of T25 in REC mode | 3.95 | 4.15 | 4.35 | VDC |
| [REC Mode Chroma] | | | | | | | ı | |
| REC Chroma low-band conversion output level | V _{OR-14} | T31A | T14A | V _{IN} = standard color bar signal (1 Vp-p) Measure burst level at T14A | 120 | 160 | 200 | mVp-p |
| VXO oscillation level | V _{VXO-R} | T31A | T18 | V _{IN} = standard color bar signal (1 Vp-p), measure T18 output amplitude (with a FET probe) | 450 | 560 | 670 | mVp-p |

Continued from preceding page.


| D | 0 | Land | 0 | O a a Pigna a | | | | 11.2 |
|---------------------------------------|-----------------------|------|-------------|---|------|-------------|------------|-------|
| Parameter PEC ACC pharacteristics | Symbol | | Output | Conditions | min | typ +0.2 | max | Unit |
| REC ACC characteristics | ACC _{R1} | T31A | T14A | V _{IN} = standard color bar signal (1 Vp-p), input +6 dB chroma signal level, measure T14A burst level, and calculate ratio with VOR-14 | | +0.2 | +0.5 | dB |
| | ACC _{R2} | T31A | T14A | V _{IN} = standard color bar signal (1 Vp-p), input –6 dB chroma signal level, measure T14A burst level, and calculate ratio with VOR-14 | -0.5 | -0.1 | | dB |
| REC ACC killer input level | VACC _{K-ON} | T31A | T14A | V _{IN} = standard color bar signal (1 Vp-p), lower the chroma signal, and measure the input burst level at the point where output at T14A stops, and calculate the ratio with the standard input level. | | -26 | | dB |
| REC ACC killer output level | VO _{ACCK} | T31A | T14A | Use a spectrum analyzer to measure the output level at T14A in the killer state described previously; ratio with V _{OR} -14 | | -60 | -50 | dB |
| Input level for REC ACC killer return | V _{ACCK-OFF} | T31A | T14A | Starting from the killer state described previously, gradually raise the input chroma level and measure the input burst level when output is generated at T14A and calculate the ratio with the standard input level | | -20 | | dB |
| VXO measurement sensitivity | s _{vxo} | T31A | T16 T18A | Measure the pin 16 DC voltage when a standard color bar signal is input (1 Vp-p)V $_0$ Measure the frequency at T18A when V $_0$ is applied to pin 16 from the external power supplyf $_1$ Measure the frequency at T18A when V $_0$ + 10 mV is applied to pin 16f $_2$ $S_{VXO} = \frac{f_2 - f_1}{10} H_z/mV$ | 3.8 | 5.7 | 7.6 | Hz/mV |
| REC APC pull-in range | Δ f _{APC1} | T31A | T14A | Input a 50% white signal overlapped with a 4.4336 MHz, 300 mVp-p continuous wave. After confirming that there is output at T14A, increase the frequency of the CW until the output at T14A stops, and then gradually reduce the frequency until output appears again at T14A; that CW frequency is f1. $\Delta \ f_{APC1} = f1 - 4433619 \ (Hz)$ | 350 | 440 | | Hz |
| | Δ f _{APC2} | T31A | T14A | In the same manner, reduce the frequency of the CW until the output at T15A stops, then gradually increase the frequency until output appears again at T15A; that frequency is f2. $\Delta \ f_{APC2} = f2 - 4433619 \ (Hz)$ | | -900 | -350 | Hz |
| BGP delay time | t _D | T31A | T26 T30 | Measure waveforms at T26 and T30 when a standard color bar signal (1 Vp-p) is input. | | 4.3 | | μs |
| BGP pulse width | t _W | T31A | T26 T30 | T26 | | 4.8 | | μs |
| REC AFC pull-in range | Δf _{AFC1} | T31A | T20 | Input a string of pulses (negative polarity) at 300 mV, 15.6 kHz with a width of 5 μ s. After increasing the frequency of the pulse string until the waveform at pin 20 is disrupted, then reduce the frequency until the waveform at pin 20 is normal again; that pulse string frequency is f ₁ . T20 $\Delta f_{AFC1} = f_1 - 15.625 \text{ (kHz)}$ | 1.0 | 7.0 | | kHz |

Continued from preceding page.

| Parameter | Symbol | | Output | Conditions | Min | Тур | Max | Unit |
|---------------------------------------|---------------------|---------------------|--------|--|------|------|------|-------|
| REC AFC pull-in range | Δf _{AFC2} | T31A | T20 | In the same manner , after reducing the frequency of the pulse string until the waveform at pin 20 is disrupted, then increase the frequency until the waveform at pin 20 is normal again; that pulse string frequency is f_2 . $\Delta f_{AFC2} = f_2 - 15.625$ (kHz) | | -3.7 | -1.0 | kHz |
| [PB Mode Chroma] | | | | I | | | | T |
| PB chroma video output level | V _{op} -28 | T33A T14A T3A | T28A | In PB, SP modes, input a 4 MHz: 300 mVp-p continuous wave at T33A, and from T14A input a chroma signal (SP mode, burst 50 mVp-p) that underwent low-band conversion from a chroma noise test signal. Input a 50% white signal from T4A and measure the T28A burst level. | 240 | 300 | 360 | mVp-p |
| PB ACC characteristics | ACC _{P1} | T33A T14A T3A | T28A | Input the input chroma level at +6 dB under the same conditions as for Vop-28 and measure the T28A burst level, and calculate the ratio with Vop-28. | | 0.5 | 0.8 | dB |
| | ACC _{P2} | T33A T14A T3A | T28A | Input the input chroma level at –6 dB under the same conditions as for Vop-28 and measure the T28A burst level, and calculate the ratio with Vop-28. | -0.5 | -0.2 | | dB |
| PB killer input level | V _{ACK-P} | T33A T14A T3A | T28A | Lower the input chroma level under the same conditions as for Vop-28 and measure the input burst level at the point where T28A chroma output ceases. (Calculate ratio with standard input of 50 mVp-p.) | -40 | -32 | -25 | dB |
| PB killer chroma output level | V _{OACK-P} | T33A T14A T3A | T28A | Use a spectrum analyzer to measure the T28A chroma output level in the killer state described previously. Calculate ratio with VOP-28. | | -44 | -40 | dB |
| PB main converter carrier leak | C_LP | T33A T14A T3A | T28A | Monitor T28A with a spectrum analyzer under the same conditions as for Vop-28 and calculate the ratio between the 4.43 MHz component and the 5.06 MHz carrier leak component. | | -40 | -33 | dB |
| PB XO output level | V _{XO-P} | | T18 | Measure the PB mode T18 output level with an FET probe. | 480 | 610 | 750 | mVp-p |
| PB XO oscillation frequency variation | Δ f _{XO} | | T18A | Measure the frequency at T18A during PB modef $\Delta f_{XO} = f - 4433619 \text{ (Hz)}$ | -9 | 0 | +9 | Hz |
| SLD detection current | ^I SLD1 | T33A T3A | T19A | In PB mode, with S20:3 and S19:off, input a 4 MHz 300 mVp-p continuous wave from T33A, input a 50% white signal from T4A, and measure the wave peak at T19A. ISDL1 = VOS1/1 kΩ | | 135 | | μА |
| | I _{SLD2} | T33A T3A | T19A | Same as above (however, S20 = 1) | | 135 | | μА |
| 2fsc output level | V2fsc | | T35A | In PB mode, measure the T35A output level with an FET probe. | 490 | 690 | 890 | mVp-p |


Note) A trap is required in the chroma playback system (between pins 21 and 23) in order to suppress unnecessary components (5.69 MHz) in converter output.

Equivalent Circuit Block Diagram and Sample Application Circuit



Unit (resistance: Ω , capacitance: F)

Test Circuit Diagram




Unit (resistance: Ω , capacitance: F)

Control Pin Function Chart

| Pin No. | L | M | Н |
|--|----------------------------------|--|---|
| Pin 4 R/P switching | Open REC mode | | Over 3.8 V PB mode |
| Pin 6 SP/EP switching | Open EP mode | | Over 3.9 V SP mode |
| Pin 12 EDIT2 PIC-CTL | 2 V to 2.5 V PIC-CTL SOFT | 2.5 V to 3 V PIC-CTL HARD | Over 3.6 V EDIT ON |
| Pin 13 SECAM CTL | | | Over 4.0 V SECAM mode |
| Pin 16 Special playback switching | | Open Before comb in SP | Over 3.5 V (over 200 μA) After comb in SP |
| Pin 23 MESECAM CTL | | Open | Over 3.0 V MESECAM mode |
| Pin 27 QV, QH, CHAR | | Refer to pin 27, QV, QH, CHAR, insertion diagram | |
| Pin 30 NTSC CTL | | | NTSC mode when current flow is over 150 μA |
| Pin 34 DOC STOP control | Open Normal mode | | Over 3.9 V DOC STOP |
| Pin 35 ROTARY pulse LP switching | ROTARY PULSE Tape speed | 0.45V 0.75V 1.55V 1 L H _ SP or EP mode | L H LP mode → |
| Pin 36 YNR/LNC switching | Line NC when under 1 V in PB | Open SP: LNC, LP/EP: YNR | |

Pin 27 QV, QH, CHAR, insertion



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1995. Specifications and information herein are subject to change without notice.