LA4805



**3 V Stereo Headphone Power Amplifier** 

Package Dimensions

unit: mm

### Overview

The LA4805V is a power IC developed for use in stereo headphones. It includes low frequency enhancement, beep function and output control circuits on-chip. Furthermore, the LA4805V realizes a high S/N ratio, a high ripple exclusion ratio, and low current drain.

### **Functions**

- Stereo headphone power amplifier
- Low frequency enhancement (L.BOOST)
- Beep amplifier
- Output suppression circuit (PVSS)
- Power switch
- Muting switch

### **Features**

- Low current drain (8.3 mA typical)
- High S/N ratio (90 dB typical, 13 µV)
- High ripple exclusion ratio (75 dB typical)
- No output electrolytic capacitors required
- Ultra-miniature package (SSOP-30)

### **Specifications**

### Maximum Ratings at $Ta = 25^{\circ}C$

### Conditions Ratings Unit Symbol Parameter V Maximum supply voltage V<sub>CC</sub> max 45 Allowable power dissipation Pd max 500 mW Operating temperature Topr -15 to +50 °C -40 to +150 °C Storage temperature Tstg

### **Operating Conditions at Ta = 25^{\circ}C**

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>		3.0	V
Recommended load resistance	RL		16 to 32	Ω
Operating supply voltage range	V <sub>CC</sub> op		1.8 to 3.6	V

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

## 



# Operating Characteristics at Ta = 25°C, $V_{CC}$ = 3.0 V, f = 1 kHz, 0.775 V = 0 dBm, $R_L$ = 10 k $\Omega$ (L.B), $R_L$ = 16 $\Omega$ (PWR)

_			Ratings				
Parameter	Symbol	Conditions	min	typ	max	- Unit	
[L.BOOST +PVSS + PWR]							
	I <sub>CCO</sub> 1	IC off		0.05	1.0	μA	
Quiescent current	I <sub>CCO</sub> 2	Muting on	1.0	2.7	5.0	mA	
Quescent current	I <sub>CCO</sub> 3	Rg = 0, L.BST/PVSS off	4.0	8.3	12.0	mA	
	I <sub>CCO</sub> 4	Rg = 0, L.BST/PVSS on	4.5	8.6	12.5	mA	
[PWR AMP]							
Output power	Po	THD = 10%	15	25		mW	
Voltage gain	VG1	$V_{O} = -10 \text{ dBm}$	15.7	17.7	19.7	dB	
Channel balance	V <sub>BL</sub>	$V_{O} = -10 \text{ dBm}$	-1	0	1	dB	
Total harmonic distortion	THD1	V <sub>O</sub> = 0.35 V		0.1	0.3	%	
Output noise voltage	V <sub>NO</sub> 1	Rg= 0, DIN AUDIO		13	25	μV	
Crosstalk	CT1	V <sub>O</sub> = -10 dBm, TUN = 1 kHz, Rg = 0	35	45		dB	
Ripple exclusion ratio	SVRR1	$V_{CC}$ = 1.8 V, f = 100 Hz, $V_{R}$ = -20 dBm, TUN = 100 Hz	60	75		dB	
Muting attenuation	ATT <sub>M</sub>	THD = 1%, Rg = 0 kΩ	80	90		dB	
Beep output	V <sub>O BEEP</sub>	V <sub>IN</sub> = -16 dBm (sine wave)	1.0	3.0		mV	
Output current offset	V <sub>DC OFF</sub>	V <sub>IN</sub> = 0 V, Rg = 0	-20	0	20	mV	
Input resistance	Ri		7	10	13	kΩ	
[L.BOOST]	1		1				
Voltage gain	VG2	V <sub>IN</sub> = -30 dBm, boost on/off	-3.2	-5.2	-7.2	dB	
<b>D</b>	L.BTS1	V <sub>IN</sub> = -30 dBm, f = 100 Hz, boost on	13	15	17	dB	
BOOST*	L.BTS2	V <sub>IN</sub> = -30 dBm, f = 10 kHz, boost on	3	5	7	dB	
Maximum output voltage	V <sub>O</sub> max	THD = 1%, boost on	0.2	0.4	0.6	V	
Total harmonic distortion	THD2	V <sub>O</sub> = 0.1 V, boost on		0.085	0.25	%	
Crosstalk	CT2	$V_0 = -20 \text{ dBm}, \text{Rg} = 0, \text{ boost on}$	25	30		dB	
Output noise voltage	V <sub>NO</sub> 2	Rg = 0, boost off		3	10	μV	
Ripple exclusion ratio	SVRR2	Rg = 0, f = 100 Hz, Vg = -20 dBm, boost on	50	60		dB	
[L.BOOST + PWR]							
Voltage gain	VG3	$V_{IN} = -30 \text{ dBm}, \text{ f} = 1 \text{ kHz}, \text{ boost on/off}$	8	10	12	dB	
Output voltage	V <sub>O</sub> 1	$V_{IN} = -30 \text{ dBm}, \text{ f} = 100 \text{ Hz}, \text{ boost on}$	0.13	0.23	0.33	V	
Total harmonic distortion	THD3	$V_{IN}$ = -30 dBm, f = 100 Hz, boost on		0.14	0.5	%	
Crosstalk	CT3	$V_{O} = -20 \text{ dBm}, R_{V} = 0 \Omega$ , boost on	25	32.5		dB	
[L.BOOST + PVSS + PWR]: When V <sub>O</sub> 1 is maximum							
PVSS voltage	V <sub>O PVSS</sub> 2	V <sub>IN</sub> = -30 dBm, PVSS2	-32.5	-37.5	-42.5	dBm	
PVSS width	V <sub>O PVSS</sub> W	The input amplitude when the output is +3 dB over the starting point	25	30	35	dB	
PVSS distortion	THD PVSS	V <sub>IN</sub> = -40 dBm, PVSS2		0.55	2.0	%	
PVSS starting input	VIN PVSS	PVSS2	-41	-46	-51	dBm	

Note: \* Boost levels relative to 1 kHz



### **Pin Assignment and Block Diagram**



Unit (resistance:  $\Omega$ )

### **Test Circuit**



A01330

### Unit (resistance: $\Omega$ , capacitance: F)

### **Sample Application Circuit**



A01331

Unit (resistance: Ω, capacitance: F)

Pin No.	Symbol	V <sub>DC</sub> (V)	Equivalent circuit	Pin function
1	PWR SW	0 to 0.7		• Applying $V_{CC}$ to pin 1 turns the IC power on.
2 4	IN 2 IN 1	1.1 1.1	To L.P To L.P 2 4 To the mixer amplifier A0 1333	• Low boost input pin
3 5	H.P 1 H.P 2	1.1 1.1	3 5 8.8k 01334	• High-pass input pin
6	PRE GND			
7 8	MIX OUT 1 MIX OUT 2	1.1 1.1	7 $300$ $4k$ $4k$ $m$ To the mixer manual fier A01335	• Low boost and buffer output pin
9 11	PWR IN 1 PWR IN 2	1.1 1.1	9 300 (1) 10k 0 401335	<ul> <li>Power input pin</li> <li>The input resistance is 10 kΩ.</li> </ul>
10	PWR IN C	1.1	10 300 10 31K 0 401337	<ul> <li>Power amp common input pin</li> <li>Connect to Vref in normal operation</li> </ul>

### Pin Functions and Equivalent Circuits (V<sub>CC</sub> = 3.0 V)

Continued on next page.

Unit (resistance:  $\Omega$ )

Continued from preceding page.

Unit (resistance:  $\Omega$ , capacitance: F)

Pin No.	Symbol	V <sub>DC</sub> (V)	Equivalent circuit	Pin function
12	V <sub>REF</sub> OUT	1.1	300 12 	• Fixed bias of 1.1 V
13	V <sub>REF</sub> CONT	1.1		• The V <sub>REF</sub> CONT pin, 1.1 V
14	DET 1	0 to 1.3	To AVLS drive Vcc	• AVLS operates at 0.65 V or higher.
15	Beep IN	1.1	15 300 15 ₩ 10k 0 A01341	<ul> <li>Beep input pin</li> <li>Only operates when the muting function is on.</li> </ul>
16	R.F CONT	2.2	(16) 43k 43k 43k 33.9k 43k 35k 36k 777 To R.F 777 A01342	• The R.F. CONT pin
17	R.F OUT	2.65		• Set to a bias of about 0.88 times V <sub>CC</sub> .

Continued on next page.

Continued from preceding page.

Unit (resistance:  $\Omega$ , capacitance: F)

Pin No.	Symbol	V <sub>DC</sub> (V)	Equivalent circuit	Pin function
18	PVSS S.C	0 to 0.7	18 → 300 200k ₹ 	<ul> <li>Smoothing pin used when PVSS is turned on and off.</li> </ul>
19	PVSS SW	0 to 1.1	To L.B control switch	<ul> <li>PVSS is turned on by the power output signal, and turned off when grounded.</li> </ul>
	•			
21 22 24	PWR OUT 2 PWR OUT C PWR OUT 1	1.1 1.1 1.1		<ul> <li>The power output pins</li> <li>The LA4805V drives headphones with pin 22 used as a common center. (No electrolytic capacitors are used in the output.)</li> </ul>
23	PWR GND			
25	LOW BOOST SW	0 to 1.0	25 300 50k 50k 0 10 10 10 10 10 10 10 10 10	• The low boost function is turned on when this pin is floating and turned off when it is connected to Vref.
26	DET 2	0.5 to 1.3	300 300 300 To ALC drive 300 401346	ALC operates at 0.65 V or higher.
27	L.P 2	1.1		Low boost secondary low pass pin

Continued on next page.

Pin No.	Symbol	V <sub>DC</sub> (V)	Equivalent circuit	Pin function
28	LOW BOOST NF	1.1	28 300 28 47k 0 777 401350	• Low boost NF pin
29	L.P 1	1.1	23 → 300 → 300 → 100k → 100k → To IN1 → A01351	• Low boost primary low pass pin
30	MUTE SW	0 to 2.2	300 30 → → → → → → → → → → → → → → → → → → →	• The muting function is on when this pin is floating and off when connected to $V_{CC}$ through a 100 $k\Omega$ resistor.

Continued from preceding page.

External Component Functions: Recommended values are indicated in parentheses.

• C1, C3 (1 to 4.7 µF) Input coupling capacitors

• C2, C4 (2200 pF)

Input high pass capacitors. The high region gain when low boost is on is determined by the IC internal 18 k $\Omega$  resistance and these external 2200 pF capacitors.

- C5, C6 (0.1 to 1  $\mu F)$  Mixer amplifier to power amplifier coupling capacitors

• C7, C8 (3.3 to 10 μF) Reference bias (Vref) decoupling capacitors

- C9 (10 to 22  $\mu F)$  Determines the PVSS recovery time.

• C10 (0.1 to 1 µF)

Beep input coupling capacitor. Be sure that this capacitor does not attenuate the beep signal.

• C11, C12 (4.7 to 10  $\mu F)$ 

Ripple filter capacitors. Care is required selecting their value, since although increasing the capacitance increases the ripple exclusion ratio, it also increases the rise time when the power is turned on.

• C13 (3.3 to 4.7 µF)

Smoothing capacitor for PVSS on/off switching noise

Unit (resistance: 0)

• C14 (0.22 to 0.47 μF) Coupling capacitor that accepts the power output signal and inputs that signal to the PVSS function.

• C15 (220 µF) Power supply line decoupling capacitor

- C16, C17, C18 (0.22 to 0.47  $\mu F)$  Oscillation suppression capacitors. We recommend using film capacitors.

- C19 (2.2 to 4.7  $\mu F)$  Smoothing capacitor for low boost on/off switching noise

- C20 (3.3 to 4.7  $\mu F)$  Determines the low boost attack time. Increasing the capacitance increases the attack time.

- C21, C23 (0.1  $\mu$ F) Low pass capacitors used with the low boost function

• C22 (2.2 to 4.7 µF)

Low boost amplifier NF capacitor. Values in excess of the recommended range will slow the low boost amplifier's rise time and may cause noise spikes.

• C24 (0.1 to 1.0 µF)

Determines the muting time. See the "IC Usage Notes" section for a discussion of the muting time when the capacitor C24 value is varied.

- R1, R2 (10 k $\Omega$ ) Mixer amplifier load resistance and power input adjustment potentiometer.

+ R3 (100 k to 1 MΩ) Smoothing resistor for PVSS on/off switching noise

• R4 (50 k to 200 kΩ) PVSS level adjustment resistor

• R5, R6, R7 (1 to 4.3  $\Omega$ ) Power amplifier oscillation suppression capacitors. We recommend using film capacitors.

- R8, R9 (15 k $\Omega$ ) Power output signal bias resistor for PVSS operation

- R10 (20 k $\Omega)$  Determines the pin 25 bias when low boost is off.

- R11 (1.5 k to 2.2 k $\Omega)$  Determines the low boost amplifier's voltage gain.

• R12 (100 kΩ)

Determines the pin 30 bias when muting is off (and PWR is on).

We recommend using a 100 k $\Omega$  resistor for R12, since the muting switch pin (pin 30) threshold area is determined by this (100 k $\Omega$ ) resistance and the IC's internal 300 k $\Omega$  resistance.

### **Usage Notes and Operating Principles**

1. Beep function operating principles



Unit (resistance:  $\Omega$ , capacitance: F)

• The figure above shows the beep function block, which is designed to operate when muting is on, i.e., when pin 16 is open.

The output voltage generated at R<sub>L</sub> at that time is given by the following equation.

$$V_{O} = \frac{R_{L}}{R_{L} + 3 k + 1 k} \times V_{A}$$

For example, when  $R_L$  is 16  $\Omega$  and  $V_A$  is 0.5 V: ( $V_A$  is adjusted by the pin 9 input level.)

$$V_{O} = \frac{16 \Omega}{16 \Omega + 3 k + 1 k} \times 0.5 V \approx 2 mV$$

- While the beep output  $V_0$  is determined by the formula above, it is influenced by the capacitor and resistor used to form the PWR output oscillation suppression function. Therefore, when using the beep function, it is necessary to make the impedance due to the pin 13 capacitor C10 smaller than the impedance of capacitors C9 and C10 on pins 12 and 15, since pin 13 is a common output. Which is to say, the capacitor C10 must be larger than the capacitors C9 and C10.
- 2. Muting time



• The figure above shows the waveform when the muting function is turned on and off. The ts on and off times here can be changed by the capacitor Cr on pin 16. While the recommended value for Cr is 1  $\mu$ F, note that reducing this value can lead to increased impulse ("pop") noise.

• The table below lists the ts on and off times for different values of Cr.

Cr	ts OFF	ts ON
0.1 µF	15 ms	3.2 ms
1.0 µF	150 ms	30 ms
2.2 µF	300 ms	56 ms

3. Boost level when the low boost function and PVSS are on



- Normally, the 100 Hz boost level with respect to 1 kHz is 15 dB when low boost is on. However, the LA4805V is designed so that the 100 Hz boost level with respect to 1 kHz is 9 dB when both PVSS and low boost are on. PVSS is turned on when the power output is input to pin 19, and the low boost level is determined by adjusting the DET as shown by the dotted lines in the figure. (See the separately provided detailed data describing the state where both low boost and PVSS are on.)
- The graphs below give a simplified view of the fi-VG characteristics.



### Unit (resistance: $\Omega$ , capacitance: F)

- As shown in the figure above, PVSS is designed so that PVSS is operated and turned on by inputting to pin 19 the mixed power outputs through 15 k $\Omega$  resistors. When this input is grounded, PVSS is turned off.
- PVSS switching can be changed by an IC internal 30 k $\Omega$  resistor and an external (150 k $\Omega$ ) resistor. When this function is used, V<sub>O</sub> is set to 45 mV by passing the mixed signal through a 150 k $\Omega$  resistor at PVSS1, and is set to 10 mV by passing the mixed signal through only the 0.22 µF capacitor at PVSS2. (Detailed data is provided separately.)
- The graph below gives a simplified view of the Vi-V<sub>O</sub> characteristics and the output  $V_O$  when  $R_P$  is varied.



R <sub>P</sub>	V <sub>O</sub>
50 kΩ	25 mV
100 kΩ	35 mV
150 kΩ	46 mV
200 kΩ	56 mV







No. 4469-15/17





- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice.