9611891

## 32 kHz Clock CMOS IC with Electroset & Crescendo Alarm

## Features

- 32 kHz crystal oscillator
- 1.1 1.8 V operating voltage range
- Integrated capacitors, mask-selectable
- Low impedance output for bipolar stepping motors
- Crescendo alarm with autostop function and snooze (for repeated alarm) with light
- Electroset
- Pin compatible to e1466D, e1467D
- Suitable for up to 12.5 pF quartz

## **General Description**

The e 1469D is an integrated circuit in CMOS Silicon Gate Technology for analog clocks. It consists of an oscillator, frequency divider, output pulse formers, pushpull motor drivers, electroset for electronic time setting and alarm output with volume modulation. Integrated capacitors are mask-selectable to accomodate the external quartz crystal. Additional capacitance can be selected through pad bonding, for trimming the oscillator frequency. This circuit is used mainly in applications using quartz-synchronized alarm clocks driven by a bipolar stepping motor. Here, the IC's low-power requirement, low operating voltage, increasing alarm volume and repeated snooze function (with light and the autostop facility) are used to an advantage.

## **Pad Configuration**



Figure 1.

Pin	Symbol	Function
2 or 10	V <sub>DD</sub>	Positive supply voltage
0	V <sub>SS</sub>	Negative supply voltage
1	OSCIN	Oscillator input
10 or 2	OSCOUT	Oscillator output
5 or 6 or 7	MOT1	Motor drive output 1
4	MOT2	Motor drive output 2
6 or 7	ALIN/	Alarm activation and snooze
	SNZ/	or motor test
	MTEST	
6 or 7	LIGHT	Light output driver
3	ALOUT	Alarm output driver
8	ESET/	Electroset or motor test input
	TEST	
14-11	SC1 to	Trimming capacitor inputs
	SC4	

#### **Absolute Maximum Ratings**

Parameters	Symbol	Value	Unit
Supply voltage	V <sub>SS</sub>	-0.3 to +5 V	V
Input voltage range, all inputs	V <sub>IN</sub>	$(V_{SS} - 0.3V) \le V_{IN} \le (V_{DD} + 0.3V)$	V
Output short circuit duration		Indefinite	
Power dissipation (DIL package)	P <sub>tot</sub>	125 mW	mW
Operating ambient temperature range	T <sub>amb</sub>	-20 to +70	°C
Storage temperature range	T <sub>stg</sub>	-40 to +125	°C
Lead temperature during soldering at 2 mm	T <sub>sld</sub>	260	°C
distance, 10 seconds			

Absolute maximum ratings define parameter limits which, if exceeded, may permanently change or damage the device. All inputs and outputs on TEMIC circuits are protected against electrostatic discharges. However, precautions to minimize the build-up of electrostatic charges during handling are recommended. The circuit is protected against supply voltage reversal for typically 5 minutes.

## **Functional Description**

#### Oscillator

An oscillator inverter with feedback resistor is provided for generation of the 32768 Hz clock frequency. Values for the fixed capacitors at OSCIN and OSCOUT are mask-selectable (see note 3 of operating characteristics). Four capacitors switches SC1 to SC4 enable the addition of integrated trimming capacitors to OSCIN and OSCOUT, providing 15 tuning steps.

#### **Trimming Capacitors**

A frequency variation of typ. 3 ppm for each tuning step is obtained by bonding the capacitor switch pads to  $V_{DD}$ . As none of these pads are bonded, the IC is in an untrimmed state. Figure 4 shows the trimming curve characteristic.

**Note:** For applications which utilize this integrated trimming feature, TEMIC will determine optimum values for the integrated capacitors C<sub>OSCIN</sub> and C<sub>OSCOUT</sub>.

Capacitor switches				Trimming Step
SC4	SC3	SC2	SC1	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

#### **Motor Drive Output**

The e1469D contains two push-pull output buffers for driving bipolar stepping motors. During a motor pulse, the n-channel device of one buffer and the p-channel device of the other buffer is activated. Both n-channel transistors are on and conducting, between output pulses. The outputs are protected against inductive voltage spikes with diodes to both supply pins. The motor output period and pulse width are mask programmable over a wide range of values, as listed below:

Available motor periods (T<sub>M</sub>):

62.5, 125, 250, 500 ms

and 1, 2, 4, 6, 8, 10, 12, 16, 20, 24, 30, 40, 60, 120 s

Available pulse widths (t<sub>M</sub>):

7.8, 11.7, 15.6, 23.4, 31.2, 46.9, 62.5, 117 and 125 ms

Available motors periods during electroset ( $T_{M2}$ ): 0.125, 0.250, 0.500, 1.0, 2.0 s

**Note:** Restrictions prohibit combinations of certain motor pulse widths with motor periods.

#### Electroset

When electroset is activated, all the counters are reset and a single motor pulse is generated. If electroset is then held active for longer than 1 s or 500 ms (mask-selectable), the e1469D generates a constant series of accelerated motor pulses thus enabling the fast setting of the time. On releasing electroset all the counters are again reset. This avoids the risk of a natural pulse arising whilst waiting for a time standard. Fine tuning and synchronization can therefore be carried out by single stepping. When the electroset function is activated, any motor pulse in progress is be completed. A mask option also enables an electroset to be activated either by connection to  $V_{DD}$  or  $V_{SS}$ . The principle of electroset is illustrated in figure 3.

#### **Alarm Output**

The alarm output driver consists of a push-pull stage for driving a speaker via an external bipolar transistor. The output is configured for npn bipolar capability. The output is an alarm tone modulated by a low frequency. The crescendo alarm enables the output volume level to rise in two distinct crescendo steps. At the end of the second crescendo step, the highest level of the alarm volume is achieved and held. By using a metal mask option, the crescendo steps can be selected to be either in 4 seconds or 8 seconds. The mask option also enables a range of volume levels, tone frequencies, modulation frequencies, and the on/off times to be selected.

#### **Alarm Input**

Alarm activation is either to  $V_{DD}$  or  $V_{SS}$  by a mask option. By connecting the alarm input to  $V_{DD}$  ( $V_{SS}$ ), the alarm is activated for the duration of the autostop time. Thereafter, it stops automatically. In order to restart the alarm after automatic stop, the alarm input must be momentarily disconnected from  $V_{DD}$  ( $V_{SS}$ ) and then reconnected. The alarm can be stopped before the autostop time by disconnecting the alarm input from V<sub>SS</sub> (V<sub>DD</sub>). Connecting the alarm input to V<sub>SS</sub> (V<sub>DD</sub>) whilst the alarm is active stops the alarm for the duration of the snooze time. At the onset of this snooze time the LIGHT pad sinks the current (suitable for a pnp driver) for a duration of some seconds (optional 0.5 to 15.5 s in 0.5 s increments). Thereafter, the alarm becomes active again. Once snooze is activated, the snooze time cannot be extended by renewed connection to  $V_{SS}$  ( $V_{DD}$ ). The snooze activation polarity is always opposite to alarm activation. The metal mask option enables the snooze and the autostop periods to be selected from a range of values.

### **Test Functions**

For test purposes, the ALIN/SNZ/MTEST pad is open. With a high resistance probe, ( $R \ge 10 \text{ M}\Omega$ ,  $C \le 20 \text{ pF}$ ) a test frequency of 128 Hz can be measured at the ALIN/SNZ/MTEST pad. An additional test feature on the e1469D enables the fast testing of the device's alarm functions. It is activated by forcing both MOT1 and MOT2 pads to V<sub>DD</sub>. This results in the alarm counters being accelerated by a factor of 64. They remain in this state as long as both MOT1 and MOT2 are held to V<sub>DD</sub>. This test enables the e1469D's alarm modulation (on/off, autostop and snooze times) to be fast tested with the device clocked by the crystal. Releasing MOT1 and MOT2 returns the e1469D to normal operation.

## **Operating Characteristics**

 $V_{DD} = 0$ ,  $V_{SS} = -1.5$ ,  $T_{amb} = +25^{\circ}$ C; unless otherwise specified All voltage levels are measured with reference to  $V_{DD}$ . Test crystal as specified below.

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Operating voltage		V <sub>SS</sub>	-1.1	-1.5	-1.8	V
Operating temperature		T <sub>amb</sub>	-20		+70	°C
Operating current	SC1 to SC4 = $V_{DD}$ , $R_L = \infty$	I <sub>SS</sub>		-0.8	-3	μΑ
Motor drive output						
Motor output current	$V_{SS} = -1.2 \text{ V}, \text{ R}_{L} = 200 \Omega$	IM	±4.3			mA
Motor period		T <sub>M</sub>	Ν	Mask option	n	
Motor period during electroset		T <sub>M2</sub>	Ν	Mask option	n	
Motor pulse width		t <sub>M</sub>	Ν	Mask option	n	
Oscillator						
Startup voltage	Within 2 s	V <sub>START</sub>	-1.2		-1.8	V
Frequency stability	$ \Delta V_{SS} = 100 \text{ mV} $ $ V_{SS} = -1.3 \text{ to } -1.8 $	$\Delta f/f$		0.2	0.6	ppm
Integrated input capacitance	Note 3	COSCIN	Ν	Mask option	n	
Integrated output capacitance	Note 3	C <sub>OSCOUT</sub>	Ν	Mask option	n	μΑ
Input current	$V_{IN} = -1.0 V$	I <sub>SCINL</sub>	1	5	25	μΑ
SC1 to SC4	$V_{IN} = V_{DD}$ , peak current	I <sub>SCINH</sub>	0.2	0.6	2.0	μA
Alarm/ light output	1	1		1	<del>,                                    </del>	1
Output current for driving	$V_{SS} = -1.2 V$					
npn-transistor	D 10010	- T	1	2	10	
n-channel	$R_3 = 100 \text{ KS2}$	I <sub>ANn</sub>	1	5	10	μΑ
p-channel	$R_2 = 1 k$ , note 2	I <sub>ANp</sub>	-0.5	-1		mA
Output current for driving	$V_{SS} = -1.2 V$					
pnp-transistor			0 <b>-</b>			
n-channel	$\mathbf{R}_3 = 1 \ \mathbf{k} \mathbf{\Omega}$	I <sub>APn</sub>	0.5	1		mA
p-channel	$R_2 = 100 \text{ k}\Omega$ , note 2	I <sub>APp</sub>	-1	-3	-10	μΑ
Alarm options	1	1				
Tone frequency		f <sub>A</sub>				Hz
Crescendo duties		D <sub>CRES</sub>				
Crescendo times		t <sub>CRES</sub>		Jack ontio	n	S
Modulation frequency		f <sub>MOD</sub>	1	viask option	11	Hz
On/ Off time	Note 4	t <sub>ON/OFF</sub>				S
Autostop time		t <sub>ASTOP</sub>				S
Snooze time		t <sub>SNZ</sub>				S
Light option						
On-time		t <sub>LIGHT</sub>	Ν	Mask option	n	S
Alarm input/ motor test input	/ snooze input					
Input current	$ALIN = V_{DD}$	I <sub>AINavg</sub>	1	3	10	μΑ
Input current	ALIN = $V_{SS}$ , peak current	I <sub>AINL</sub>	-1	-3	-10	μΑ
Input debounce delay			23.4		31.2	ms
Snooze debounce time	Optional	t <sub>SNZd</sub>	23.4		31.2	ms
	Optional		7.8		15.6	ms



**Note 1:** Typical parameters represent the statistical mean value

Note 2: See test circuit

Note 3: Values can be selected in 1 pF steps. A total capacitance ( $C_{OSCIN} + C_{OSCOUT}$ ) of 38.5 pF is available

Note 4: On/Off or continuous alarm signal in 3rd stage

## **Test Crystal Specification**

Oscillation frequency	$f_{OSC} = 32768 \text{ Hz}$
Series resistance	$R_S = 30 k\Omega$
Static capacitance	$C_0 = 1.5 \text{ pF}$
Dynamic capacitance	$C_1 = 3.0 \text{ fF}$
Load capacitance	$C_{L} = 10 \text{ pF}$



9611892



# e1469D



Figure 2. Timing diagram for alarm function



Figure 3. Electroset





Figure 4. Typical trimming curve characteristic for T<sub>M</sub> of 2 secs

C<sub>OX</sub> means frequency deviation due to production process variations.

Trimming inputs SC1 ... SC4 are binary weighted, i.e., SC1 ... SC4 = 0 corresponds to trimming step 0 SC1 ... SC4 = 1 corresponds to trimming step 15

LSB = SC1

We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423

**TELEFUNKEN Semiconductors** Rev. A1, 23-May-96