## PROGRAMMING MANUAL

## INTRODUCTION

This manual deals with the description of the instruction set and addressing modes of ST62,63 microcontroller series. The manual is divided in two main sections. The first one includes, after a general family description, the addressing modes description. The second section includes the detailed description of ST62,63 instruction set. Each instruction is described in detail with the differences between each ST6 series.
ST6 software has been designed to fully use the hardware in the most efficient way possible while keeping byte usage to a minimum; in short to provide byte efficient programming capability.

Table 1. ST62,63 Series Core Characteristics

|  | ST62,63 Series |
| :--- | :---: |
| Stack Levels | 6 |
| Interrupt Vectors | 5 |
| NMI | YES |
| Flags Sets | $2 \mathrm{~K}+2 \mathrm{~K} \bullet \mathrm{n}$ <br> 20 K Max |
| Program ROM | 64 byte $\bullet \mathrm{m}$ |
| Data RAM |  |
| Data ROM ROM |  |$|$| Reset if A > Source |
| :--- |
| Carry Flag SUB <br> Instruction |
| Carry Flag CP <br> Instruction |

## PROGRAMMING MODEL

It is useful at this stage to outline the programming model of the ST62,63 series, by which we mean the available memory spaces, their relation to one another, the interrupt philosophy and so on.
Memory Spaces. The ST6 devices have three different memory spaces: data, program and stack. All addressing modes are memory space specific so there is no need for the user to specify which space is being used as in more complex systems. The stack space, which is used automatically with subroutine and interrupt management for program counter storage, is not accessible to the user.

Figure 1. ST6 Family Programming Model


PROGRAMMING MODEL (Continued)
Figure 2. ST62 Data Space Example

| b7 b0 | 000h |
| :---: | :---: |
| NOT IMPLEMENTED |  |
|  | $\begin{aligned} & \text { 03Fh } \\ & \text { 040h } \end{aligned}$ |
| DATA ROM/EPROM WINDOW 64 BYTE |  |
| X REGISTER | $\begin{aligned} & \text { 07Fh } \\ & \text { 080h } \end{aligned}$ |
| Y REGISTER | 081h |
| V REGISTER | $\begin{aligned} & \text { 082h } \\ & \text { 083h } \end{aligned}$ |
| W REGISTER |  |
| DATA RAM 60 BYTES | 084h |
|  | $\begin{aligned} & \text { 0BFh } \\ & \text { 0C0h } \end{aligned}$ |
| PORT A DATA REGISTER |  |
| PORT B DATA REGISTER | $\begin{aligned} & 0 \mathrm{C} 1 \mathrm{~h} \\ & 0 \mathrm{C} 2 \mathrm{~h} \end{aligned}$ |
| PORT CDATA REGISTER |  |
| RESERVED | 0C3h |
| PORT A DIRECTION REGISTER | 0C4h |
| PORT B DIRECTION REGISTER | $0 \mathrm{OC} 6 \mathrm{~h}$ |
| PORT C DIRECTION REGISTER |  |
| RESERVED | 0C7h |
| INTERRUPT OPTION REGISTER | 0C8h |
| DATA ROM WINDOW REGISTER | 0C9h |
| RESERVED | $\begin{aligned} & \text { OCAh } \\ & \text { OCBh } \end{aligned}$ |
| PORT A OPTION REGISTER | 0CCh |
| PORT B OPTION REGISTER | OCDh |
| PORT COPTION REGISTER | $\begin{aligned} & \text { OCEh } \\ & \text { OCFh } \end{aligned}$ |
| RESERVED |  |
| A/D DATA REGISTER | 0DOh |
| A/D CONTROL REGISTER | 0D1h |
| TIMER PSC REGISTER | $\begin{aligned} & \text { 0D2h } \\ & \text { 0D3h } \end{aligned}$ |
| TIMER DATA REGISTER |  |
| TIMER TSCR REGISTER | 0D4h |
| RESERVED |  |
|  | 0D7h |
| WATCHDOG REGISTER | 0D8h |
| RESERVED | 0D9h |
|  | $\begin{aligned} & \text { OFEh } \\ & \text { OFFh } \end{aligned}$ |
| ACCUMULATOR |  |

Figure 3. ST62 Program Memory Example

| b7 | b0 | 0000h |
| :---: | :---: | :---: |
| NOT IMPLEMENTED |  |  |
|  |  | 07FFh |
| RESERVED |  | $\begin{aligned} & \text { 0800h } \\ & \text { 087Fh } \end{aligned}$ |
| USER PROGRAM ROM 1828 BYTES |  |  |
|  |  | 0F9Fh |
| RESERVED |  | OFAOh OFEFh |
| INTERRUPT VECTOR \#4 A/D INTERRUPT |  | OFFOh 0FF1h |
| INTERRUPT VECTOR \#3 TIMER INTERRUPT |  | $\begin{aligned} & \text { 0FF2h } \\ & \text { OFF3h } \end{aligned}$ |
| INTERRUPT VECTOR \#2 PORT B \& C INTERRUPT |  | $\begin{aligned} & \text { 0FF4h } \\ & \text { OFF5h } \end{aligned}$ |
| INTERRUPT VECTOR\#1 PORT A INTERRUPT |  | 0FF6h <br> 0FF7h |
| RESERVED |  |  |
| INTERRUPT VECTOR \#O NMI INTERRUPT |  | 0FFCh 0FFDh |
| USER RESET VECTOR |  | 0FFEh 0FFFh |

On EPROM versions there are no reserved areas. These reserved bytes are present on ROM/OTP versions.

Data Memory Space. The following registers in the data space have fixed addresses which are hardware selected so as to decrease access times and reduce addressing requirements and hence program length. The Accumulator is an 8 bit register in location OFFh. The X, Y, V \& W registers have the addresses $80 \mathrm{~h}-83 \mathrm{~h}$ respectively. These are used for short direct addressing, reducing byte requirements in the program while the first two, X \& Y, can also be used as index registers in the indirect addressing mode. These registers are part of the data RAM space. In the ST62 and ST63 for data space ROM a 6 bit ( 64 bytes addressing) window multiplexing in program ROM is available through a dedicated data ROM banking register.

## PROGRAMMING MODEL (Continued)

For data RAM and I/O expansion the lowest 64 bytes of data space ( $00 \mathrm{~h}-03 \mathrm{Fh}$ ) are paged through a data RAM banking register.
Self-check Interrupt Vector FF8h \& FF9h: jp (self-check interrupt routine)
A jump instruction to the reset and interrupt routines must be written into these locations.
ST62 \& ST63 Program Memory Space. The ST62 and ST63 devices can directly address up to 4 K bytes (program counter is 12 -bit wide). A greater ROM size is obtained by paging the lower 2 K of the program ROM through a dedicated banking register located in the data space. The higher 2 K of the program ROM can be seen as static and contains the reset, NMI and interrupt vectors at the following fixed locations:
Reset Vector FFEh \& FFFh:
jp (reset routine)
NMI Interrupt Vector FFCh \& FFDh:
jp (NMI routine)
Non user Vector FFAh \& FFBh
Non user Vector FF8h \& FF9h
Interrupt \#1 Vector FF6h \& FF7h jp (Int 1 routine) Interrupt \#2 Vector FF4h \& FF5h jp (Int 2 routine) Interrupt \#3 Vector FF2h \& FF3h jp (Int 3 routine) Interrupt \#4 Vector FFOh \& FF1h jp (Int 4 routine)
Program Counter \& Stack Area. The program counter is a twelve bit counter register since it has to cover a direct addressing of 4 K byte program memory space. When an interrupt or a subroutine occurs the current PC value is forward "pushed" into a deep LIFO stacking area. On the return from the routine the top (last in) PC value is "popped" out and becomes the current PC value. The ST60/61 series offer a 4-word deep stack for program counter storage during interrupt and sub-routines calls. In the ST62 and ST63 series the stack is 6 -word deep.
Status Flags. Three pairs of status flags, each pair consisting of a Zero flag and a Carry flag, are available. In the ST62 and ST63 an additional third set is available. One pair monitors the normal status while the second monitors the state during interrupts; the third flags set monitors the status during

Non Maskable interrupt servicing. The switching from one set to another one is automatic as the interrupt requests (or NMI request for ST62,ST63 only) are acknowledged and when the program returns after an interrupt service routine. After reset, NMI set is active, until the first RETI instruction is executed.
ST62 \& ST63 Interrupt Description. The ST62 and ST63 devices have 5 user interrupt vectors (plus one vector for testing purposes). Interrupt vector \#0 is connected to the not maskable interrupt input of the core. Interrupts from \#1 to \#4 can be connected to different on-chip and external sources (see individual datasheets for detailed information). All interrupts can be globally disabled through the interrupt option register. After the reset ST62 and ST63 devices are in NMI mode, so no other interrupts can be accepted and the NMI flags set is in use, until the RETI instruction is performed. If an interrupt is detected, a special cycle will be executed, during this cycle the program counter is loaded with the related interrupt vector address. NMI can interrupt other interrupt routines at any time while normal interrupt can't interrupt each other. If more then one interrupt is waiting service, they will be accepted according to their priority. Interrupt \#1 has the highest priority while interrupt \#4 the lowest. This priority relationship is fixed.

Figure 4. ST62/ST63 Stack Area


## ADDRESSING MODES

The ST6 family gives the user nine addressing modes for access to data locations. Some of these are specifically tailored to particular instruction types or groups while others are designed to reduce program length and operating time by using the hardware facilities such as the X, Y, V \& W registers. The data locations can be in either the program memory space or the data memory space when the ST6 is operating due to user software. In addition the ST6 has a stack space for the 12 bit program counter but this is controlled by internal programming and is not accessible by the user. This section will describe all the addressing modes which are provided to the user. The following is the complete list of the ST6 available addressing modes:

- Inherent
- Direct
- Short Direct
- Indirect
- Immediate
- Program Counter Relative
- Extended
- Bit Direct
- Bit Test \& Branch

Inherent. For instructions using the inherent addressing mode the opcode contains all the information necessary for execution. All instructions using this mode are One Byte instructions.


OPC = Opcode

## Example:

| Instruction | Comments |
| :--- | :--- |
| WAIT | Puts ST6 into the low power WAIT mode |
| STOP | Puts the ST6 into the lowest power mode |
| RETI | Returns from interrupt. Pops the PC <br> from the PC stack.Sets the normal set of <br> flags |

Direct. In the direct addressing mode the address of the data is given by the program memory byte immediately following the opcode. This data location is in the data memory space. All instructions using this mode are Two Bytes instructions, lasting Four Cycles.


OPC = Opcode
O. A = Operand Address

Example:

| Instruction | Comments |
| :--- | :--- |
| LD A,0A3h | Loads the accumulator with the value <br> found in location A3h in the data space. |
| SUB A,11h | The value found in locations 11h in the <br> data memory is subtracted from the <br> value in the accumulator. |

## ADDRESSING MODES (Continued)

Short Direct. ST6 core has four fixed location registers in the data space which may be addressed in a short direct manner. The addresses and names of these registers are $80 \mathrm{~h}(\mathrm{X}), 81 \mathrm{~h}(\mathrm{Y}), 82 \mathrm{~h}(\mathrm{~V})$ and 83 h (W). When using this addressing mode the data is in one of these registers and the address is a part of the opcode. All instructions using this mode are One Byte instructions, lasting Four Cycles.


OPC = Opcode
O.A . $=$ Operand Address

## Example:

| Instruction | Comments |
| :--- | :--- |
| LD A,X | The value of the $X$ register (80h) is <br> loaded into the accumulator. |
| INC X | The $X$ register is incremented. |

Indirect. The indirect mode must use either the $X$ ( 80 h ) or $\mathrm{Y}(81 \mathrm{~h}$ ) register. This register contains the address of the data. The operand is at the data space address pointed to by the content of X or Y registers. All instructions using this mode are One Byte instructions, lasting Four Cycles.


OPC = Opcode
R.A. $=$ Register Address

Example:

| Instruction | Comments |
| :--- | :--- |
| LD A,(X) | The value in the registers pointed to by <br> the X register is loaded into the <br> accumulator. |
| ADD A,(Y) | The value in the register pointed to by <br> the Y register is added to the <br> accumulator value. |
| INC (Y) | The value in the register pointed to by <br> the Y register is incremented. |

Immediate. In the immediate addressing mode the operand is found in the program ROM in a byte which is the last byte of the instruction. This addressing mode can be used for initializing data space registers and supplying constants. Instructions using this mode can be Two or Three Bytes instructions, lasting Four Cycles.


OPC = Opcode
D.A. = Destination Address

## ADDRESSING MODES (Continued)

## Example:

| Instruction | Comments |
| :--- | :--- |
| LDI 34h,DFh | Loads immediate value DFh into <br> data space location 34h. |
| SUBI A,22h | The immediate value 22h is <br> substracted from the acc. |

Program Counter Relative. This addressing mode is used only with conditional branches within the program. The opcode byte contains the data which is a fixed offset value. This offset is added to the program counter to give the address of the next instruction. The offset can have any value in the range -15 to +16 . It is determined by the last five bits of the opcode. All instructions using this mode are One Byte Instructions, lasting Two Cycles.


OPC = Opcode
D.A. = Destination Address

## Example:

| Instruction | Comments |
| :--- | :--- |
| JRC 3 | If the carry flag is set then PC $=$ PC +3 |
| JRNZ -7 | If the zero flag is not set (i.e the result of <br> a previous instruction is not zero) then <br> PC $=$ PC-7 |

The relative jump address can be also a label that is automatically handled by the assembler.
Extended. The extended addressing mode is used to make long jumps within the program memory space (4K). The data requires 12 bits and is provided by half of the opcode byte and all of the second byte. All instructions using this mode are Two Bytes instructions, lasting Four Cycles.


OPC = Opcode
Example:

| Instruction | Comments |
| :--- | :--- |
| JP 3FAh | Loads 3FAh into program counter and <br> continues with the instruction at 3FAh. |
| CALL ROU1 | The current PC is pushed onto the stack <br> and PC loaded with the value <br> associated to the ROU1 label |

The absolute jump address can be also a label that is automatically handled by the assembler.
Bit Direct. This addressing mode allows the user to set or clear any specified bit in a data memory register. The address of the bit is given in the form: " $b, R$ " where $b$ is the number of the bit and $R$ is the address of the register. The bit is determined by three bits in the opcode and the register address is given by the second byte. All instructions using this mode are Two Byte instructions, lasting Four Cycles.


OPC = Opcode
D.A. = Destination Address

## ADDRESSING MODES (Continued)

Example:

| Instruction | Comments |
| :--- | :--- |
| SET 4,A | Sets bit 4 of the accumulator to 1. |
| RES 0,PORT | Clears bit 0 of PORT register |

The register address can be associated to a label that is automatically handled by the assembler.

Bit Test \& Branch. The bit test addressing mode is used in conditional jump instructions in which the jump depends on the result of a bit test. The opcode specifies the bit to be tested, the byte following the opcode in the register address in data space, and the third byte is the jump displacement, which is in the range -126 to +129 . This displacement can be determined using a label, which is converted by the assembler. The state of the tested bit is also copied into the carry flag. All in-
structions using this mode are Three Byte instructions, lasting Five Cycles.
Example:

| Instruction | Comments |
| :--- | :--- |
| JRS 3,PORT,LAB1 | If bit three of data memory <br> register <br> associated to PORT label is <br> set then PC=PC+LAB1 <br> (where LAB1 is the jump <br> displacement associated to <br> a label |
| JRR 0,0Ah,-72 | If bit 0 of data memory <br> register OAh is reset to 0 <br> then PC=PC-72. |

The register address and the jump displacement can be associated to labels that are automatically handled by the assembler.


[^0]
## ST62 \& ST63 INSTRUCTION SET

The ST62,63 instructions can be divided functionally into the following seven groups.

- LOAD AND STORE
- ARITHMETIC AND LOGIC
- CONDITIONAL BRANCH
- JUMP AND CALL
- BIT MANIPULATION
- CONTROL
- IMPLIED

The following summary shows the instructions belonging to each group, the number of operands required for each instructions and the number of machine cycles. The flag behaviour is usually the same for both ST62 and ST63. The only difference is present for CP and SUB instructions as specified in the detailed description.

Note: For the following tables:
$\Delta$ : Affected
*: Not Affected

Table 2. Load \& Store Instructions

| Instruction | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | Z | C |
| LD | 1 | 4 | $\Delta$ | $*$ |
| LD rr | 2 | 4 | $\Delta$ | $*$ |
| LDI A | 2 | 4 | $\Delta$ | $*$ |
| LDI | 3 | 4 | $*$ | $*$ |

Table 3. Arithmetic \& Logic Instructions

| Instruction | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | Z | C |
| ADD | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD (X,Y) | 1 | 4 | $\Delta$ | $\Delta$ |
| ADDI | 2 | 4 | $\Delta$ | $\Delta$ |
| AND | 2 | 4 | $\Delta$ | $*$ |
| AND (X,Y) | 1 | 4 | $\Delta$ | $*$ |
| ANDI | 2 | 4 | $\Delta$ | $*$ |
| CLR A | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR | 3 | 4 | $*$ | $*$ |
| COM | 1 | 4 | $\Delta$ | $\Delta$ |


| Instruction | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | Z | C |
| CP | 2 | 4 | $\Delta$ | $\Delta$ |
| CP (X,Y) | 1 | 4 | $\Delta$ | $\Delta$ |
| CPI | 2 | 4 | $\Delta$ | $\Delta$ |
| DEC | 1 | 4 | $\Delta$ | $*$ |
| DEC A/rr | 2 | 4 | $\Delta$ | $*$ |
| INC | 1 | 4 | $\Delta$ | $*$ |
| INC A/rr | 2 | 4 | $\Delta$ | $*$ |
| RLC | 1 | 4 | $\Delta$ | $\Delta$ |
| SLA | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB (X,Y) | 1 | 4 | $\Delta$ | $\Delta$ |
| SUBI | 2 | 4 | $\Delta$ | $\Delta$ |

Table 4. Conditional Branch Insructions

| Instruction | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | Z | C |
| JRC | 1 | 2 | $*$ | $*$ |
| JRNC | 1 | 2 | $*$ | $*$ |
| JRR | 3 | 5 | $*$ | $\Delta$ |
| JRS | 3 | 5 | $*$ | $\Delta$ |
| JRZ | 1 | 2 | $*$ | $*$ |
| JRNZ | 1 | 2 | $*$ | $*$ |

Table 5. Jump \& Call Instructions

| Instruction | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | Z | C |
| CALL | 2 | 4 | $*$ | $*$ |
| JP | 2 | 4 | $*$ | $*$ |

## ST62 \& ST63 INSTRUCTION SET (Continued)

Table 6. Bit Manipulation Instructions

| Instruction | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | Z | C |
| RES | 2 | 4 | $*$ | $*$ |
| SET | 2 | 4 | $*$ | $*$ |

Table 7. Control Instructions

| Instruction | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  | Z | C |
| NOP | 1 | 2 | $*$ | $*$ |
| RET | 1 | 2 | $*$ | $*$ |
| RETI | 1 | 2 | $\Delta$ | $\Delta$ |
| STOP | 1 | 2 | $*$ | $*$ |
| WAIT | 1 | 2 | $*$ | $*$ |

Table 8. Addressing Modes/Instruction Table

| Instruction | Inh | Dir | Sh Dir | Ind | Imm | PCR | Ext | Bit Dir | $\begin{aligned} & \text { Bit } \\ & \text { Test } \end{aligned}$ | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | Z | C |
| ADD |  | X | X | X |  |  |  |  |  | $\Delta$ | $\Delta$ |
| AND |  | X | X | X |  |  |  |  |  | $\Delta$ | * |
| CALL |  |  |  |  |  |  | X |  |  | * | * |
| CLR A |  | X |  |  |  |  |  |  |  | $\Delta$ | $\Delta$ |
| CLR |  | X |  |  |  |  |  |  |  | * | * |
| COM | X |  |  |  |  |  |  |  |  | $\Delta$ | $\Delta$ |
| CP |  | X |  | X | X |  |  |  |  | $\Delta$ | $\Delta$ |
| DEC |  | X | X | X |  |  |  |  |  | $\Delta$ | * |
| INC |  | X | X | X |  |  |  |  |  | $\Delta$ | * |
| JP |  |  |  |  |  |  | X |  |  | * | * |
| JRC, JRNC |  |  |  |  |  | X |  |  |  | * | * |
| JRZ, JRNZ |  |  |  |  |  | X |  |  |  | * | * |
| JRR, JRS |  |  |  |  |  |  |  |  | X | * | $\Delta$ |
| LD, LDI |  |  |  |  | X |  |  |  |  | $\Delta$ | * |
| NOP |  |  |  |  |  | X |  |  |  | * | * |
| RES, SET |  |  |  |  |  |  |  | X |  | * | * |
| RET | X |  |  |  |  |  |  |  |  | * | * |
| RETI | X |  |  |  |  |  |  |  |  | $\Delta$ | $\Delta$ |
| RLC | X |  |  |  |  |  |  |  |  | $\Delta$ | $\Delta$ |
| SLA | X |  |  |  |  |  |  |  |  | $\Delta$ | $\Delta$ |
| STOP, WAIT | X |  |  |  |  |  |  |  |  | * | * |
| SUB |  | X |  | X | X |  |  |  |  | $\Delta$ | $\Delta$ |

Notes:
INH. Inherent, DIR: Direct, Sh.DIR: Short Direct,
IND. Indirect, IMM: Immediate, PCR: Program Counter Relative
EXT. Extended, BIT DIR: Bit Direct, BIT TEST.: Bit Test
$\Delta$. Affected
*. Not Affected

## ST62 \& ST63 INSTRUCTION SET (Continued)

Table 9. Opcode Map

|  | $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $\stackrel{2}{0010}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ | $\stackrel{4}{0100}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ | $\stackrel{7}{0111}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\underset{1010}{A}$ | $\stackrel{B}{1011}$ | $\underset{1100}{C}$ | $\underset{1101}{\text { D }}$ | $\underset{1110}{E}$ | $\underset{1111}{F}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\left.\begin{array}{\|cc} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array} \right\rvert\,$ | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ \text { abc } \\ 2 & \text { ext } \end{array}$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRR } \\ \mathrm{b} 0, \mathrm{rr}, \mathrm{ee} \\ 3 & \mathrm{bt} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | \# | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { LD } \\ \text { a, }(x) \\ 1 & \text { ind } \end{array}$ | $\begin{array}{\|cc} \hline 2 \text { JRNZ } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc} \hline 4 & \text { JP } \\ & a b c \\ 2 & e x t \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { RES } \\ \text { b0,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & e \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | 4 LDI <br> rr,nn  <br> 3 imm$\|$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { LD } \\ \text { a, }(\mathrm{y}) \\ 1 & \text { ind } \\ \hline \end{array}$ | $\begin{gathered} 0 \\ 0000 \end{gathered}$ |
| $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $\left\|\begin{array}{cc} 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}\right\|$ | $\left\lvert\, \begin{gathered} 4 \text { CALL } \\ 2 \\ 2 b c \\ 2 \end{gathered}\right.$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRS } \\ \text { b0, rr, ee } \\ 3 & b t \end{array}$ | $\left\|\begin{array}{ll} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}\right\|$ | 4 INC <br>  $x$ <br> 1  <br> sd  | $\begin{array}{\|ll} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \end{array}$ | $\left\|\begin{array}{cc} 4 & \text { LDI } \\ \text { a, nn } \\ 2 & \text { imm } \end{array}\right\|$ | $\begin{array}{\|cc} 2 & \text { JRNZ } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\left\lvert\, \begin{array}{cc} 4 & \text { JP } \\ & \text { abc } \\ 2 & e x t \end{array}\right.$ | $\left\|\begin{array}{cc} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}\right\|$ | $\left\lvert\, \begin{array}{cc} \hline 4 & \text { SET } \\ \text { b0,rr } \\ 2 & \text { b.d } d \end{array}\right.$ | $\left.\begin{array}{\|ll} \hline 2 & \text { JRZ } \\ & e \\ 1 & \mathrm{pcr} \end{array} \right\rvert\,$ | $\left\|\begin{array}{\|ll\|} \hline 4 & \text { DEC } \\ & x \end{array}\right\|$ | $\left\|\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}\right\|$ | $\left\lvert\, \begin{array}{cc} 4 & \text { LD } \\ 2 & \text { a,rr } \\ 2 & \text { dir } \end{array}\right.$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| $02$ | $\left\|\begin{array}{cc} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}\right\|$ | $\left\|\begin{array}{cc} 4 & \text { CALL } \\ \text { abc } \\ 2 & \mathrm{ext} \end{array}\right\|$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\left\|\begin{array}{rr} \hline 5 & \text { JRR } \\ b 4, r r, e e \\ 3 & b t \end{array}\right\|$ | 2 JRZ <br>  e <br> 1 pcr | \# | $\begin{array}{\|ll} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \end{array}$ | $\left\lvert\, \begin{array}{cc} \hline 4 & \mathbf{C P} \\ \text { a, (x) } \\ 1 & \text { ind } \end{array}\right.$ | $\left\lvert\, \begin{array}{cc} 2 & \text { JRNZ } \\ \text { e } \\ 1 & \mathrm{pcr} \end{array}\right.$ | $\left\lvert\, \begin{array}{cc} 4 & \mathrm{JP} \\ & \mathrm{abc} \\ 2 & \mathrm{ext} \end{array}\right.$ | $\left\|\begin{array}{cc} \hline 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \end{array}\right\|$ | $\begin{array}{\|cc\|} \hline 4 & \text { RES } \\ \text { b4,rr } \\ 2 & \text { b.d } \end{array}$ | $\left\|\begin{array}{ll} \hline 2 & \text { JRZ } \\ & e \\ 1 & \mathrm{pcr} \end{array}\right\|$ | $\left\lvert\, \begin{array}{ll} 4 & \text { COM } \\ & a \\ 1 & \text { inh } \end{array}\right.$ | $\left\|\begin{array}{ll} \hline 2 & \text { JRC } \\ & e \\ 1 & \mathrm{pcr} \end{array}\right\|$ | $\begin{array}{\|cc\|} \hline 4 & \mathbf{C P} \\ \text { a,(y) } \\ 1 & \text { ind } \end{array}$ | $\underset{0010}{2}$ |
| $\begin{gathered} 3 \\ 001 \end{gathered}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ \text { abc } \\ 2 & \mathrm{ext} \end{array}$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | 5 JRS <br> b4, rr,ee  <br> 3 bt | 2 JRZ <br>  $e$ <br> 1 pcr$\|$ | 4 LD <br>  $a, x$ <br> 1  | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \mathrm{CPI} \\ \mathrm{a}, \mathrm{nn} \\ 2 & \mathrm{imm} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 \text { JRNZ } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc} 4 & \text { JP } \\ 2 & a b c \\ 2 & e x t \end{array}$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SET } \\ \text { b4,rr } \\ 2 & \text { b.d. } \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \mathbf{C P} \\ 2 & \text { a,rr } \\ 2 & \text { dir } \\ \hline \end{array}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |
| $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ & a b c \\ 2 & e x t \\ \hline \end{array}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | 5 JRR <br> b2,rr,ee  <br> 3 $b t$$\|$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|lc\|} \hline 4 & \text { ADD } \\ & \mathrm{a},(\mathrm{x}) \\ 1 & \text { ind } \\ \hline \end{array}$ | $\begin{array}{\|cc} \hline 2 \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { JP } \\ 2 & \text { abc } \\ 2 & \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { RES } \\ & \text { b2,rr } \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { RETI } \\ 1 & \text { inh } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { ADD } \\ \text { a, }(\mathrm{y}) \\ 1 & \text { ind } \\ \hline \end{array}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc} \hline 4 & \text { CALL } \\ \text { abc } \\ 2 & \mathrm{ext} \end{array}$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRS } \\ \text { b2, rr,ee } \\ 3 & \text { bt } \\ \hline \end{array}$ | 2 JRZ <br>  $e$ <br> 1 pcr$\|$ | 4 INC <br>  $y$ <br> 1  | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { ADDI } \\ 2, \mathrm{nn} \\ 2 & \mathrm{imm} \end{array}$ | $\left\lvert\, \begin{array}{cc} 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}\right.$ | $\begin{array}{\|cc} 4 & \text { JP } \\ & \text { abc } \\ 2 & e x t \end{array}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ |  | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & e \\ 1 & \\ \hline \end{array}$ | $\left\|\begin{array}{ll}4 & D E C \\ & y \\ 1 & \\ \hline\end{array}\right\|$ | $\left.\begin{array}{\|cc\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array} \right\rvert\,$ | $\begin{array}{\|cc\|} \hline 4 & \text { ADD } \\ & \text { a,rr } \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ |
| $\begin{gathered} 6 \\ 0110 \end{gathered}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ 2 & \text { abc } \\ 2 & \text { ext } \\ \hline \end{array}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRR } \\ \text { b6, rr,ee } \\ 3 & \text { bt } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\|$4 INC <br>  $(x)$ <br> 1 ind | $\begin{gathered} 2 \text { JRNZ } \\ \\ \hline \end{gathered}$ | $\begin{array}{\|cc\|} \hline 4 & \text { JP } \\ & \text { abc } \\ 2 & e x t \\ \hline \end{array}$ | $\begin{array}{\|cc} 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { RES } \\ \text { b6,rr } \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { STOP } \\ 1 & \text { inh } \\ \hline \end{array}$ | $\begin{array}{\|cl\|} \hline 2 & \text { JRC } \\ & e \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | 4 INC <br>  $(y)$ <br> 1 ind | $\begin{gathered} 6 \\ 0110 \end{gathered}$ |
| $\begin{gathered} 7 \\ 0111 \end{gathered}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | 4 CALL  <br> abc  <br> 2 ext | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | 5 JRS <br> b6,rr,ee  <br> 3 $b t$$\|$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | 4 $L D$ <br>  $a, y$ <br> 1 $s d$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | \# | $\begin{array}{\|cc\|} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc} 4 & J P \\ & a b c \\ 2 & e x t \end{array}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SET } \\ 2 & \text { b6,rr } \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | 4 INC <br>  rr <br> 2 dir | $\begin{gathered} 7 \\ 0111 \end{gathered}$ |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc} \hline 4 & \text { CALL } \\ 2 & \text { abc } \\ 2 & \text { ext } \end{array}$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRR } \\ \text { b1, rr,ee } \\ 3 & \text { bt } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | \# | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { LD } \\ & (x), a \\ 1 & \text { ind } \end{array}$ | $\begin{array}{\|cc} \hline 2 \text { JRNZ } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc} 4 & J P \\ & a b c \\ 2 & e x t \end{array}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { RES } \\ \text { b1,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { LD } \\ \text { (y) }, & a \\ 1 & \text { ind } \\ \hline \end{array}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ |
| $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc} \hline 4 & \text { CALL } \\ 2 & \mathrm{abc} \\ 2 & \mathrm{ext} \end{array}$ | $\begin{array}{\|c} 2 \\ \\ \\ 1 \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRS } \\ \text { b1, rr,ee } \\ 3 & \text { bt } \\ \hline \end{array}$ | $\begin{array}{\|ll} \hline 2 & \text { JRZ } \\ & \text { e } \\ 1 & \mathrm{pcr} \end{array}$ | 4 INC <br>  $v$ <br> 1  <br> $s d$  | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | \# | $\begin{array}{\|cc\|} \hline 2 & \text { JRNZ } \\ & e \\ 1 & p c r \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { JP } \\ & \text { abc } \\ 2 & e x t \end{array}$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SET } \\ \text { b1,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & e \\ 1 & \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { DEC } \\ & v \\ 1 & \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { LD } \\ 2 & \mathrm{rr}, \mathrm{a} \\ 2 & \mathrm{dir} \\ \hline \end{array}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
| $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | $\left.\begin{array}{\|cc} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array} \right\rvert\,$ | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ 2 & \mathrm{abc} \\ 2 & \mathrm{ext} \end{array}$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRR } \\ \text { b5, rr,ee } \\ 3 & \text { bt } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | \# | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { AND } \\ & \mathrm{a},(\mathrm{x}) \\ 1 & \text { ind } \end{array}$ | $\begin{array}{cc} \hline 2 \text { JRNZ } \\ & e \\ 1 & p c r \end{array}$ | $\begin{array}{\|cc} 4 & \text { JP } \\ & a b c \\ 2 & e x t \end{array}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { RES } \\ 2 & \text { b5,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\left\lvert\, \begin{array}{ll} \hline 4 & \text { RLC } \\ & a \\ 1 & \text { inh } \end{array}\right.$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { AND } \\ & a,(y) \\ 1 & \text { ind } \end{array}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ |
| $\begin{gathered} B \\ 1011 \end{gathered}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc} \hline 4 & \text { CALL } \\ 2 & \mathrm{abc} \\ 2 & \mathrm{ext} \end{array}$ | $\begin{array}{cc} 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRS } \\ \text { b5, rr,ee } \\ 3 & \text { bt } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \text { e } \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { LD } \\ & a, v \\ 1 & \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { ANDI } \\ 2, \mathrm{nn} \\ 2 & \mathrm{imm} \end{array}$ | $\begin{array}{\|cc} \hline 2 \text { JRNZ } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & J P \\ & \text { abc } \\ 2 & e x t \end{array}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SET } \\ 2 & \text { b5,rr } \\ 2 & \text { b.d } \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & e \\ 1 & \\ \hline \end{array}$ | $$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { AND } \\ & \text { a,rr } \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ |
| $\begin{gathered} C \\ 1100 \end{gathered}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ 2 & \text { abc } \\ 2 & e x t \\ \hline \end{array}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|lr\|} \hline 5 & \text { JRR } \\ \text { b3, rr,ee } \\ 3 & \text { bt } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SUB } \\ & \mathrm{a},(\mathrm{x}) \\ 1 & \text { ind } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 4 & \text { JP } \\ & \text { abc } \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNC } \\ & \text { e } \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { RES } \\ \text { b3,rr } \\ 2 & \text { b.d } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { RET } \\ 1 & \mathrm{inh} \\ \hline \end{array}$ | $\begin{array}{\|cl\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SUB } \\ & a,(y) \\ 1 & \text { ind } \\ \hline \end{array}$ | $\begin{gathered} C \\ 1100 \end{gathered}$ |
| $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | $\begin{array}{\|cc} \hline 2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | 4 CALL  <br> abc  <br> 2 ext | $\begin{array}{\|c} \hline 2 \\ \\ \hline \end{array}$ | 5 JRS <br> b3, rr,ee  <br> 3 bt | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | 4 INC <br>  $w$ <br> 1  <br>   <br>   | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SUBI } \\ \text { a, } \mathrm{nn} \\ 2 & \mathrm{imm} \end{array}$ | $\begin{array}{\|cc\|} \hline 2 \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 4 & \text { JP } \\ & \text { abc } \\ 2 & \mathrm{ext} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNC } \\ & \text { e } \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SET } \\ 2 & \text { b3,rr } \\ 2 & \text { b.d } \end{array}$ | 2 JRZ <br>  $e$ <br> 1 pcr | 4 DEC <br>  $w$ <br> 1  | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SUB } \\ & \text { a,rr } \\ 2 & \\ \hline \end{array}$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |
| $\underset{1110}{E}$ | 2 JRNZ <br> $\mathrm{e}^{2}$  <br> 1 pcr$\|$ | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ 2 & \text { abc } \\ 2 & \mathrm{ext} \\ \hline \end{array}$ | $\begin{array}{\|c} \hline 2 \\ \\ \hline \end{array}$ | 5 JRR <br> b7, rr,ee  <br> 3 bt | $\begin{array}{\|ll\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | \# | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { DEC } \\ & (x) \\ 1 & \text { ind } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 4 & \text { JP } \\ & \text { abc } \\ 2 & \text { ext } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNC } \\ & \text { e } \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | 4 RES <br> 2 b7,rr <br> 2 b.d | $\begin{array}{\|ll\|} \hline 2 & \text { JRZ } \\ & e \\ 1 & \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { WAIT } \\ 1 & \mathrm{inh} \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { DEC } \\ & (y) \\ 1 & \text { ind } \\ \hline \end{array}$ | $\underset{1110}{E}$ |
| $\underset{1111}{F}$ | $\left\|\begin{array}{cc}2 & \text { JRNZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr}\end{array}\right\|$ | $\begin{array}{\|cc\|} \hline 4 & \text { CALL } \\ 2 & \text { abc } \\ 2 & \mathrm{ext} \\ \hline \end{array}$ | $\begin{array}{cc} \hline 2 & \text { JRNC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | 5 JRS <br> b7, rr,ee  <br> 3 bt$\|$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRZ } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \end{array}$ | 4 LD <br>  $a, w$ <br> 1  <br> $s d$  | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{prc} \\ \hline \end{array}$ | \# | $\begin{array}{\|cc\|} \hline 2 \text { JRNZ } \\ & e \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\left\lvert\, \begin{array}{cc}4 & \text { JP } \\ & \text { abc } \\ 2 & \\ \text { ext }\end{array}\right.$ | $\begin{array}{\|cc\|} \hline 2 & \text { JRNC } \\ & e \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline 4 & \text { SET } \\ \text { b7,rr } \\ 2 & \text { b.d } \end{array}$ | $\left\|\begin{array}{ll}2 & \text { JRZ } \\ & e \\ 1 & \mathrm{pcr}\end{array}\right\|$ | $$ | $\begin{array}{\|ll\|} \hline 2 & \text { JRC } \\ & \mathrm{e} \\ 1 & \mathrm{pcr} \\ \hline \end{array}$ | 4 DEC <br>  rr <br> 2  | $\underset{1111}{F}$ |


| Abbreviations for Addressing Modes: |  |
| :--- | :--- |
| dir | Direct |
| sd | Short Direct |
| imm | Immediate |
| inh | Inherent |
| ext | Extended |
| b.d | Bit Direct |
| bt | Bit Test |
| pcr | Program Counter Relative |
| ind | Indirect |

Legend:
\# Indicates Illegal Instructions
e 5 Bit Displacement
b 3 Bit Address
rr 1byte dataspace address
nn 1 byte immediate data
abc 12 bitaddress
ee 8 bit Displacement
ind Indirect

## ST62 \& ST63 INSTRUCTION SET (Continued)

Table 10. Instruction Set Cycle-by-Cycle Summary

| Instruction | Cycles | Cycles(\#) | Address Bus | Data Bus | CPU Activity | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Indirect Addressing Mode |  |  |  |  |  |  |
| ADD, AND, CP DEC, INC, LD, SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 <br> Opcode Address +1 | Opcode (*) Next Instruction Next Instruction Next Instruction | Decode Opcode Read Operand Address Read Operand Execute Instruction | ROM <br> Data <br> Space not <br> Addressed |
| ADD, AND, CP DEC, INC, LD, SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 <br> Data Space Rom Add | Opcode (*) <br> Next Instruction <br> Next Instruction <br> Rom Data (\#) | Decode Opcode Read Operand Address Read Operand Execute Instruction | ROM <br> Data <br> Space <br> Addressed |
| Direct Addressing Mode |  |  |  |  |  |  |
| ADD, AND, CP, <br> DEC, INC, LD, <br> RES, SET, LSA, <br> SUB, CLR | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 (*) <br> Opcode Address +2 | Opcode (*) <br> Operand Address <br> Operand Address(*) <br> Next Instruction | Decode Opcode Address Data Space Read Operand Execute Instruction | ROM <br> Data <br> Space not <br> Addressed |
| ADD, AND, CP DEC, INC, LD, RES, SET, LSA, SUB, CLR | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 (*) <br> Data Space Rom Add. (*) | Opcode (*) <br> Operand Address <br> Operand Address(\#) <br> Rom Data (\#) | Decode Opcode Address Data Space Read Operand Execute Instruction | ROM <br> Data <br> Space <br> Addressed |
| Immediate Addressing Mode |  |  |  |  |  |  |
| ADDI, ANDI, CPI, LDI, SUBI | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1(*) <br> Opcode Address +2(*) | Opcode (*) <br> Immediate Operand Immediate Operand Next Instruction | Decode Opcode Idle <br> Read Operand Execute Instruction |  |
| LDI rr | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +2 <br> Opcode AdDress +3 | Opcode (*) <br> Register Address Immediate Operand Next Opcode | Decode Opcode Read Register Address Read Immediate Operand Write Operand To Reg. | ROM <br> Data <br> Space not <br> Addressed |
| LDI rr | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 (*) <br> Opcode Address +2 (\#) <br> Data Space Rom Add. | Opcode (*) <br> Register Address Immediate Operand Rom Operand (\#) | Decode Opcode Read Register Address Read Immediate Operand Write Operand To Reg. | ROM <br> Data <br> Space <br> Addressed |
| Short Direct Addressing Mode |  |  |  |  |  |  |
| DEC, INC, LD | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 <br> Opcode Address +1 | Opcode (*) <br> Next Opcode <br> Next Opcode <br> Next Opcode | Decode Opcode Define Data Space Add. <br> Read Operand Execute Instruction |  |
| Other Instructions |  |  |  |  |  |  |

Notes:*. Valid only at the beginning of the cycle
\#. Valid only until t18 of the cycle

## ST62 \& ST63 INSTRUCTION SET (Continued)

## Table 10. Instruction Set Cycle-by-Cycle Summary (Continued)

| Instruction | Cycles | Cycles(\#) | Address Bus | Data Bus | CPU Activity | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CALL | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 <br> Opcode Address +2(*) | Opcode (*) <br> Subroutine Address <br> Subroutine Address <br> Next Instruction | Decode Opcode Increment Stack Pointer Push Return Address Calculate Subroutine Add. |  |
| COM | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 <br> Opcode Address +1 | Opcode (*) <br> Next Opcode <br> Next Opcode <br> Next Opcode | Decode Opcode Calculate Acc. Address Read Accumulator Complement Accumulator |  |
| INTERRUPT | 1 | 1 | Next opcode address | Next Opcode (*) | Calculate Interrupt Add. Push Return Address Switch Flag Set | Note 1 |
| JP | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 <br> Opcode Address +2 | Opcode (*) Jump Address Following Instr. Following Instr. (*) | Decode Opcode Idle <br> Read Jump Address Calculate Jump Address |  |
| JRC, JRNC, JRZ, JRNZ | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 | Opcode (*) <br> Following Instr. | Decode Opcode Calculate Offset |  |
| JRR, JRS | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1(*) <br> Opcode Address +2(*) <br> Opcode Address +2(*) <br> Opcode Address +3(*) | Opcode (*) <br> Operand Address (*) <br> Branch Value <br> Branch Value (*) <br> Following Instr. | Decode Opcode <br> Read Operand <br> Test Operand <br> Fetch Branch Value <br> Calculate New Address | ROM <br> Data <br> Space not Addressed |
| JRR, JRS | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1(*) <br> Data Space Rom Add.(\#) <br> Opcode Address +2(*) <br> Data Space Rom Add.(\#) | Opcode (*) <br> Operand Address (*) <br> Rom Data (\#) <br> Branch Value (*) <br> Rom Data (\#) | Decode Opcode <br> Read Operand <br> Test Operand <br> Fetch Branch Value <br> Calculate New Address | ROM <br> Data <br> Space <br> Addressed |
| RET | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Opcode Address(*) Return Address | Opcode (*) <br> Next Opcode | Decode Opcode Pop Return Address |  |
| RETI | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Opcode Address(*) Return Address | Opcode (*) <br> Next Opcode | Decode Opcode Pop Return Address Switch Flag Set |  |
| RLC | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 <br> Opcode Address +1 <br> Opcode Address +1 | Opcode (*) Next Opcode Next Opcode Next Opcode | Decode Opcode Calculate Acc. Address Read Accumulator Shifted |  |
| STOP, WAIT | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Opcode Address(*) <br> Opcode Address +1 | Opcode (*) Next Opcode | Decode Opcode Stop/Wait the Oscillator |  |

Notes: *. Valid only at the beginning of the cycle
\#. Valid only until t18 of the cycle

1. Add oscillator build up time plus 16 oscillator clocks if a stop instruction has been executed before the interrupt occured

Mnemonic: ADD
Function: Addition
Description: The contents of the source byte is added to the accumulator leaving the result in the accumulator. The source register remains unaltered.

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}$
The destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD dst,src |  |  |  | Z | C |
| ADD A,A | 5F FF | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A, X | 5F 80 | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A, Y | 5F 81 | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A,V | 5F 82 | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A, W | 5F 83 | 2 | 4 | $\Delta$ | $\Delta$ |
| ADD A, $(\mathrm{X})$ | 47 | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A, $(\mathrm{Y})$ | 4F | 1 | 4 | $\Delta$ | $\Delta$ |
| ADD A,rr | 5F rr | 2 | 4 | $\Delta$ | $\Delta$ |

## Notes:

rr. 1 Byte dataspace address.
$\Delta: Z$ is set if the result is zero. Cleared otherwise.
C is cleared before the operation and than set if there is an overflow from the 8 -bit result.
Example: If data space register 22 h contains the value 33 h and the accumulator holds the value 20 h then the instruction,

ADD A,22h
will cause the accumulator to hold 53 h (i.e. $33+20$ ).
Addressing Modes: Source: Direct, Indirect
Destination: Accumulator

## ADDI

Addition Immediate

Mnemonic: ADDI

Function: Addition Immediate

Description: The immediately addressed data (source) is added to the accumulator leaving the result in the accumulator.

Operation: $\quad d s t \leftarrow d s t+$ src
The destination must be the accumulator.

| Instruction Format | Opcode (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| ADDI dst,src |  |  |  | $\mathbf{Z}$ | $\mathbf{C}$ |
| ADDI A,nn | 57 nn | 2 | 4 | $\Delta$ | $\Delta$ |

## Notes:

nn. 1 Byte immediate data
$\Delta: Z$ is set if result is zero. Cleared otherwise
C is cleared before the operation and than set if there is an overflow from the 8 -bit result

Example: If the accumulator holds the value 20h then the instruction,

ADDI A,22h
will cause the accumulator to hold 42h (i.e. 22+20).
Addressing Modes: Source: Immediate
Destination: Accumulator

# AND <br> Logical AND 

Mnemonic: AND
Function: Logical AND

Description: This instruction logically ANDs the source register and the accumulator. The result is left in the destination register and the source is unaltered.

Operation: $\quad \mathrm{dst} \leftarrow \operatorname{src}$ AND dst
The destination must be the accumulator.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AND dst,src |  |  |  | Z | C |
| AND A,A | BF FF | 2 | 4 | $\Delta$ | * |
| AND A, X | BF 80 | 2 | 4 | $\Delta$ | * |
| AND A,Y | BF 81 | 2 | 4 | $\Delta$ | * |
| AND A,V | BF 82 | 2 | 4 | $\Delta$ | * |
| AND A,W | BF 83 | 2 | 4 | $\Delta$ | * |
| AND A, (X) | A7 | 1 | 4 | $\Delta$ | * |
| AND A, Y ) | AF | 1 | 4 | $\Delta$ | * |
| AND A,rr | BF rr | 2 | 4 | $\Delta$ | * |

## Notes:

rr. 1 Byte dataspace address
*.C is unaffected
$\Delta . Z$ is set if the result is zero. Cleared otherwise.

Example: If data space register 54h contains the binary value 11110000 and the accumulator contains the binary value 11001100 then the instruction,

AND A,54h
will cause the accumulator to be altered to 11000000 .

Addressing Modes: Source: Direct, Indirect.
Destination: Accumulator

## Mnemonic: ANDI

Function: Logical AND Immediate

Description: This instruction logically ANDs the immediate data byte and the accumulator. The result is left in the accumulator.

Operation: $\quad d s t \leftarrow \operatorname{src}$ AND dst
The source is immediate data and the destination must be the accumulator.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANDI dst,src |  |  |  | Z | C |
| ANDI A,nn | B7 nn | 2 | 4 | $\Delta$ | * |

## Notes:

nn. 1 Byte immediate data
*.C is unaffected
$\Delta$. $Z$ is set if the result is zero. Cleared otherwise.

Example: If the accumulator contains the binary value 00001111 then the instruction,

ANDI A,33h
will cause the accumulator to hold the value 00000011 .

Addressing Modes: Source: Immediate

Destination: Accumulator

# Call Subroutine 

## Mnemonic: CALL

## Function: Call Subroutine

Description: The CALL instruction is used to call a subroutine. It "pushes" the current contents of the program counter (PC) onto the top of the stack. The specified destination address is then loaded into the PC and points to the first instruction of a procedure. At the end of the procedure a RETurn instruction can be used to return to the original program flow. RET pops the top of the stack back into the PC. Because the ST6 stack is 4 levels deep (ST60) and 6 levels deep (ST62,ST63), a maximum of four/six calls or interrupts may be nested. If more calls are nested, the PC values stacked latest will be lost. In this case returns will return to the PC values stacked first.

Operation: $\quad \mathrm{PC} \leftarrow d$ dt; Top of stack $\leftarrow \mathrm{PC}$

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CALL dst |  |  |  | $\mathbf{Z}$ | C |
| CALL abc | c0001 ab | 2 | 4 | $*$ | $*$ |

## Notes:

abc.the three half bytes of a twelve bit address, the start location of the subroutine.
*. C,Z not affected

Example: If the current PC is 345 h then the instruction,
CALL 8DCh

The current PC 345h is pushed onto the top of the stack and the PC will beloaded with the value 8 DCh . The next instruction to be executed will be the instruction at 8 DCh , the first instruction of the called subroutine.

Addressing Modes: Extended

## ST62,63 Programming Manual

## CLR

Clear

Mnemonic: CLR

Function: Clear

Description: The destination register is cleared to 00h.

Operation: $\quad d s t \leftarrow 0$

| Inst. Format | OPCDE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR dst |  |  |  | Z | C |
| CLR A | DF FF | 2 | 4 | $\Delta$ | $\Delta$ |
| CLR X | OD 8000 | 3 | 4 | * | * |
| CLR Y | OD 8100 | 3 | 4 | * | * |
| CLR V | OD 8200 | 3 | 4 | * | * |
| CLR W | OD 8300 | 3 | 4 | * | * |
| CLR rr | 0D rr 00 | 3 | 4 | * | * |

Notes:
rr. 1 Byte dataspace address
$\Delta . Z$ set, $\Delta$. C reset
*. C,Z unaffected

Example: If data space register 22h contains the value 33h,

CLR 22h
will cause register 22 h to hold 00 h .

Addressing Modes: Direct

## COM <br> Complement

Mnemonic: COM
Function: Complement

Description: This instruction complements each bit of the accumulator; all bits which are set to 1 are cleared to 0 and vice-versa.

Operation: $\quad \mathrm{dst} \leftarrow$ NOT dst
The destination must be the accumulator.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | COM dst |
|  |  | 1 | 4 | $\Delta$ | $\Delta$ |

Note:
$\Delta: Z$ is set if the result is zero. Cleared otherwise.
$C$ will contain the value of the MSB before the operation.

Example: If the accumulator contains the binary value 10111001 then the instruction
COM A
will cause the accumulator to be changed to 01000110 and the carry flag to be set (since the original MSB was 1 ).

Addressing Modes: Inherent

Compare

## Mnemonic: CP

Function: Compare

Description: This instruction compares the source byte (subtracted from) with the destination byte, which must be the accumulator. The carry and zero flags record the result of this comparison.

Operation: dst -src
The destination must be the accumulator, but it will not be changed.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CP dst,src |  |  |  | Z | C |
| CP A,A | 3F FF | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A, X | 3F 80 | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A, Y | 3F 81 | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A,V | 3F 82 | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A,W | 3F 83 | 2 | 4 | $\Delta$ | $\Delta$ |
| CP A, (X) | 27 | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A, (Y) | 2F | 1 | 4 | $\Delta$ | $\Delta$ |
| CP A,rr | 3 Frr | 2 | 4 | $\Delta$ | $\Delta$ |

Note: rr. 1 Byte dataspace address

ST60 $\Delta: Z$ is set if the result is zero. Cleared otherwise.

C is set if Acc $\geq \mathrm{src}$, cleared if $\mathrm{Acc}<\mathrm{src}$.

ST62/63 $\quad \Delta: Z$ is set if the result is zero. Cleared otehrwise.

C is set if Acc $<\mathrm{src}$, cleared if $\mathrm{Acc} \geq \mathrm{src}$.

Example: If the accumulator contains the value 11111000 and the register 34 h contains the value 00011100 then the instruction,

CP A,34h
will clear the Zero flag Z and set the Carry flag C, indicating that Acc $\geq$ src (on ST60)

## Compare Immediate

Mnemonic: CPI

Function: Compare Immediate
Description: This instruction compares the immediately addressed source byte (subtracted from) with the destination byte, which must be the accumulator. The carry and zero flags record the result of this comparison.

Operation: dst-src
The source must be the immediately addressed data and the destination must be the accumulator, that will not be changed.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | $\mathbf{C P I}$ |
| CPI Ast, src |  | 2 | 4 | $\Delta$ | $\Delta$ |

Note: nn. 1 Byte immediate data.

ST60 $\Delta: Z$ is set if the result is zero. Cleared otherwise.
C is set if Acc $\geq \mathrm{src}$, cleared if $\mathrm{Acc}<\mathrm{src}$.

ST62/63 $\Delta: Z$ is set if the result is zero. Cleared otherwise.
C is set if Acc $<\operatorname{src}$, cleared if $A c c \geq s r c$.

Example: If the accumulator contains the value 11111000 then the instruction,

CPI A,00011100B
will clear the Zero flag Z and set the Carry flag C indicating that Acc $\geq \operatorname{src}$ (on ST60).
Addressing Modes: Source: Immediate
Destination: Accumulator

## ST62,63 Programming Manual

## DEC

## Decrement

## Mnemonic: DEC

Function: Decrement

Description: The destination register's contents are decremented by one.

Operation: $\quad d s t \leftarrow d s t-1$

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DEC dst |  |  |  | Z | C |
| DEC A | FF FF | 2 | 4 | $\Delta$ | * |
| DEC X | 1D | 1 | 4 | $\Delta$ | * |
| DEC Y | 5D | 1 | 4 | $\Delta$ | * |
| DEC V | 9D | 1 | 4 | $\Delta$ | * |
| DEC W | DD | 1 | 4 | $\Delta$ | * |
| DEC (X) | E7 | 1 | 4 | $\Delta$ | * |
| DEC (Y) | EF | 1 | 4 | $\Delta$ | * |
| DEC rr | FF rr | 2 | 4 | $\Delta$ | * |

## Notes:

rr. 1 Byte dataspace address
*.C is unaffected
$\Delta . Z$ is set if the result is zero. Cleared otherwise.

Example: If the X register contains the value 45 h and the data space register 45 h contains the value 16 h then the instruction,

DEC (X)
will cause data space register 45 h to contain the value 15 h .

Addressing Modes: Short direct, Direct, Indirect.

Mnemonic: INC
Function: Increment

Description: The destination register's contents are incremented by one.
Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}+1$

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INC dst |  |  |  | Z | C |
| INC A | 7F FF | 2 | 4 | $\Delta$ | * |
| INC X | 15 | 1 | 4 | $\Delta$ | * |
| INC Y | 55 | 1 | 4 | $\Delta$ | * |
| INC V | 95 | 1 | 4 | $\Delta$ | * |
| INC W | D5 | 1 | 4 | $\Delta$ | * |
| INC (X) | 67 | 1 | 4 | $\Delta$ | * |
| INC (Y) | 6F | 1 | 4 | $\Delta$ | * |
| INC rr | 7 Frr | 2 | 4 | $\Delta$ | * |

## Notes:

rr. 1 Byte dataspace address
*. C is unaffected
$\Delta . Z$ is set if the result is zero. Cleared otherwise.

Example: If the $X$ register contains the value 45 h and the data space register 45 h contains the value 16 h then the instruction

INC (X)
will cause data space register 45 h to contain the value 17 h .
Addressing Modes: Short direct, Direct, Indirect.

Jump

Mnemonic: JP
Function: Jump (Unconditional)

Description: The JP instruction replaces the PC value with a twelve bit value thus causing a simple jump to another location in the program memory. The previous PC value is lost, not stacked.

Operation: $\quad \mathrm{PC} \leftarrow d s t$

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JP abc | c 1001 ab | 2 | 4 | $*$ | $*$ |

## Notes:

abc.the three half bytes of a twelve bit address.
*. C,Z not affected

Example: The instruction,

> JP 5CDh
will cause the PC to be loaded with 5CDh and the program will continue from that location.

Addressing Modes: Extended

# JRC Jump Relative on Carry Flag 

Mnemonic: JRC
Function: Jump Relative on Carry Flag

Description: This instruction causes the carry (C) flag to be tested and if this flag is set then a jump is performed within the program memory. This jump is in the range - 15 to +16 and is relative to the PC value. The displacemente is of five bits. If $\mathrm{C}=0$ than the next instruction is executed.

Operation: If $\mathrm{C}=1, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$
where $\mathrm{e}=5$ bit displacement

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JRC e | e 110 | 1 | 2 | $*$ | $*$ |

Notes:
e. 5 bit displacement in the range -15 to +16
*.C,Z not affected

Example: If the carry flag is set then the instruction,

JRC +8
will cause a branch forward to PC+8. The user can use labels asindentifiers and the assembler will automatically allow the jump if it is in the range -15 to +16 .

Addressing Modes: Program Counter Relative

JRNC
Jump Relative on Non Carry Flag

Mnemonic: JRNC
Function: Jump Relative on Non Carry Flag

Description: This instruction causes the carry (C) flag to be tested and if this flag is cleared to zero then a jump is performed within the program memory. This jump is in the range -15 to +16 and is relative to the PC value. The dispacement is of five bits. If $\mathrm{C}=1$ then the next instruction is executed.

Operation: If $\mathrm{C}=0, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$
where $\mathrm{e}=5$ bit displacement

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | $\mathbf{C}$ |
| JRNC e | e 010 | 1 | 2 | $*$ |  |

## Notes:

e: 5 bit displacement in the range -15 to +16
*:C,Z not affected

Example: If the carry flag is cleared then the instruction,

JRNC -5
will cause a branch backward to PC -5. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16 .

Addressing Modes: Program Counter Relative

# JRNZ <br> Jump Relative on Non Zero Flag 

Mnemonic: JRNZ
Function: Jump Relative on Non Zero Flag
Description: This instruction causes the zero (Z) flag to be tested and if this flag is cleared to zero then a jump is performed within the program memory. This jump is in the range -15 to +16 and is relative to the PC value. The displacement is of five bits. If $Z=1$ then the next instruction is executed.

Operation: If $Z=0, P C \leftarrow P C+e$
where $e=5$ bit displacement

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JRNZ e | e 000 | 1 | 2 | $*$ | $*$ |

Notes:
e. 5 bit displacement in the range -15 to +16 .
*.C,Z not affected

Example: If the zero flag is cleared then the instruction,
JRNZ - 5
will cause a branch backward to PC-5. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16 .

Addressing Modes: Program Counter Relative

Jump Relative if Reset

## Mnemonic: JRR

Function: Jump Relative if RESET

Description: This instruction causes a specified bit in a given dataspace register to be tested. If this bit is reset $(=0)$ then the PC value will be changed and a relative jump will be performed within the program. The relative jump range is -126 to +129 . If the tested bit is not reset then the next instruction is executed.

Operation: If bit=0, $\mathrm{PC} \leftarrow \mathrm{PC}+$ ee where ee $=8$ bit displacement

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JRR b,rr,ee | b00011 rr ee | 3 | 5 | $*$ | $\Delta$ |

Notes:
b. 3 bit-address
rr. 1 Byte dataspace address
ee. 8 bit displacement in the range -126 to +129
*. $Z$ is not affected
$\Delta$.The tested bit is shifted into carry.

Example: If bit 4 of dataspace register 70 h is reset and the $\mathrm{PC}=110$ then the instruction,

JRR 4, 70h, -20
will cause the PC to be changed to $90(110-20)$ and the instruction starting at that address in the program memory to be the next instruction executed.

The user is advised to use labels for conditional jumps. The relative jump will be calculated by the assembler. The jump must be in the range -126 to +129 .

Addressing Modes: Bit Test

# JRS Jump Relative if Set 

## Mnemonic: JRS

Function: Jump Relative if set

Description: This instruction causes a specified bit in a given dataspace register to be tested. If this bit is set $(=1)$ then the PC value will be changed and a relative jump will be performed within the program. The relative jump range is -126 to +129 . If the tested bit is not set then the next instruction is executed.

Operation: If bit=1, $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{ee}$ where ee= 8 bit displacement

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JRS b,rr,ee | b10011 rr ee | 3 | 5 | ${ }^{*}$ | $\Delta$ |

## Notes:

b. 3 bit-address
rr. 1 Byte dataspace address
ee .8 bit displacement in the range -126 to +129
*. $Z$ is not affected
$\Delta$.The tested bit is shifted into carry.

Example: If bit 7 of dataspace register AFh is set and the $\mathrm{PC}=123$ then the instruction,

JRS 7,AFh,+25
will cause the PC to be changed to 148 (123+25) and the instruction starting at that address in the program memory to be the next instruction executed.

The user is advised to use labels for conditional jumps. The relative jump will be calculated by the assembler. The jump must be in the range -126 to +129 .

Addressing Modes: Bit Test

# Jump Relative on Zero Flag 

## Mnemonic: JRZ

Function: Jump Relative on Zero Flag
Description: This instruction causes the zero (Z) flag to be tested and if this flag is set to one then a jump is performed within the program memory. This jump is in the range -15 to +16 and is relative to the PC value. The displacement is of five bits.
If $Z=0$ then next instruction is executed.

Operation: If $Z=1, P C \leftarrow P C+e$
where $\mathrm{e}=5$ bit displacement

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| JRZ e | e100 | 1 | 2 | $*$ | $*$ |

## Notes:

e. 5 bit displacement in the range -15 to +16 .
*.C,Z not affected

Example: If the zero flag is set then the instruction,

JRZ +8
will cause a branch forward to PC+8. The user can use labels as identifiers and the assembler will automatically allow the jump if it is in the range -15 to +16 .

Addressing Modes: Program Counter Relative

## Mnemonic: LD

Function: Load

Description: The contents of the source register are loaded into the destination register.
The source register remains unaltered and the previous contents of the destination register are lost.

Operation: $\quad \mathrm{dst} \leftarrow \mathrm{src}$
Either the source or the destination must be the accumulator.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD dst,src |  |  |  | Z | C |
| LD A, X | 35 | 1 | 4 | $\Delta$ | * |
| LD A, Y | 75 | 1 | 4 | $\Delta$ | * |
| LD A,V | B5 | 1 | 4 | $\Delta$ | * |
| LD A,W | F5 | 1 | 4 | $\Delta$ | * |
| LD X,A | 3D | 1 | 4 | $\Delta$ | * |
| LD Y,A | 7D | 1 | 4 | $\Delta$ | * |
| LD V,A | BD | 1 | 4 | $\Delta$ | * |
| LD W,A | FD | 1 | 4 | $\Delta$ | * |
| LD A, (X) | 07 | 1 | 4 | $\Delta$ | * |
| LD (X), A | 87 | 1 | 4 | $\Delta$ | * |
| LD A, Y ) | OF | 1 | 4 | $\Delta$ | * |
| LD (Y), A | 8F | 1 | 4 | $\Delta$ | * |
| LD A,rr | 1 Frr | 2 | 4 | $\Delta$ | * |
| LD rr,A | 9F rr | 2 | 4 | $\Delta$ | * |

## Notes:

rr. 1 Byte dataspace address
*.C not affected
$\Delta . Z$ is set if the result is zero. Cleared otherwise.

Example: If data space register 34h contains the value 45h then the instruction;
LD A,34h
will cause the accumulator to be loaded with the value 45 h . Register 34 h will keep the value 45 h .

Load Immediate

## Mnemonic: LDI

Function: Load Immediate

Description: The immediately addressed data (source) is loaded into the destination data space register.

Operation: $\quad \mathrm{dst} \leftarrow$ src
The source is always an immediate data while the destination can be the accumulator, one of the $\mathrm{X}, \mathrm{Y}, \mathrm{V}, \mathrm{W}$ registers or one of the available data space registers.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDI dst,src |  |  |  | Z | C |
| LDI A,nn | 17 nn | 2 | 4 | $\Delta$ | * |
| LDI X,nn | OD 80 nn | 3 | 4 | * | * |
| LDI Y,nn | OD 81 nn | 3 | 4 | * | * |
| LDI V,nn | OD 82 nn | 3 | 4 | * | * |
| LDI W,nn | OD 83 nn | 3 | 4 | * | * |
| LDI rr,nn | 0D rr nn | 3 | 4 | * | * |

## Notes:

rr. 1 Byte dataspace address
nn. 1 Byte immediate value
*.Z, C not affected
$\Delta . Z$ is set if the result is zero. Cleared otherwise.

Example: The instruction

## LDI 34h,45h

will cause the value 45 h to be loaded into data register at location 34 h .

Addressing Modes: Source: Immediate

Destination: Direct

# NOP No Operation 

Mnemonic: NOP
Function: No Operation

Description: No action is performed by this instruction. It is typically used for timing delay.
Operation: No Operation

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | C |
| NOP | 04 | 1 | 2 | $*$ | $*$ |

Note: *. C,Z not affected

Addressing Modes: Program Counter Relative

Reset Bit

Mnemonic: RES
Function: Reset Bit

Description: The RESET instruction is used to reset a specified bit in a given register in the data space.

Operation: $\quad$ dst $(\mathrm{n}) \leftarrow 0,0 \leq \mathrm{n} \leq 7$

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RES bit,dst |  |  |  | Z | C |
| RES b,A | b01011 FF | 2 | 4 | * | * |
| RES b,rr | b01011 rr | 2 | 4 | * | * |

## Notes:

b. 3 bit-address
rr. 1 Byte dataspace address
*.C,Z not affected

Example: If register 23h of the dataspace contains 11111111 then the instruction,

RES 4,23h
will cause register 23h to hold 11101111.

Addressing Modes: Bit Direct

# Return from Subroutine 

## Mnemonic: RET

Function: Return From Subroutine

Description: This instruction is normally used at the end of a subroutine to return to the previously executed procedure. The previously stacked program counter (stacked during CALL) is popped back from the stack. The next statement executed is that addressed by the new contents of the PC. If the stack had already reached its highest level (no more PC stacked) before the RET is executed, program execution will be continued at the next instruction after the RET.

Operation: $\quad \mathrm{PC} \leftarrow$ Stacked PC

| Inst. Format |  | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | C |  |
| RET | CD | 1 | 2 | $*$ | $*$ |  |

Note: *. C,Z not affected

Example: If the current PC value is 456 h and the PC value at the top of the stack is 3DFh then the instruction,

RET
will cause the PC value 456h to be lost and the current PC value to be 3DFh.

Addressing Modes: Inherent

## RETI

## Return from Interrupt

## Mnemonic: RETI

## Function: Return from Interrupt

Description: This instruction marks the end of the interrupt service routine and returns the ST60/62/63 to the state it was in before the interrupt. It "pops" the top (last in) PC value from the stack into the current PC. This instruction also causes the ST60/62/63 to switch from the interrupt flags to the normal flags. The RETI instruction also applies to the end of NMI routine for ST62/63 devices; in this case the instruction causes the switch from NMI flags to normal flags (if NMI was acknowledged inside a normal routine) or to standard interrupt flags (if NMI was acknowledged inside a standard interrupt service routine).

In addition the RETI instruction also clears the interrupt mask (also NMI mask for ST62/63) which was set when the interrupt occurred. If the stack had already reached its highest level (no more PC stacked) before the RETI is executed, program execution will be continued with the next instruction after the RETI. Because the ST60 is in interrupt mode after reset (NMI mode for ST62/63), RETI has to be executed to switch to normal flags and enable interrupts at the end of the starting routine. If no call was executed during the starting routine, program execution will continue with the instruction after the RETI (supposed no interrupt is active).

Operation: Actual Flags $\leftarrow$ Normal Flags (1)

$$
\mathrm{PC} \leftarrow \text { Stacked PC }
$$

$$
\mathrm{IM} \leftarrow 0
$$

(1) Standard Interrupt flags if NMI was acknowledged inside a standard interrupt service (ST62/63 only).

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | $\mathbf{C}$ |
| RETI | 4 D | 1 | 2 | $\Delta$ | $\Delta$ |

Note: $\Delta C, Z$ normal flag will be used from now on.

Example: If the current PC value is 456 h and the PC value at the top of the stack is 3DFh then the instruction

RETI

# RLC <br> Rotate Left Through Carry 

Mnemonic: RLC

Function: Rotate Left through Carry
Description: This instruction moves each bit in the accumulator one place to the left (i.e. towards the MSBit. The MSBit (bit 7) is moved into the carry flag and the carry flag is moved into the LSBit (bit0) of the accumulator.

Operation:


| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | $\mathbf{C}$ |
| RLC A | AD | 1 | 4 | $\Delta$ | $\Delta$ |

Note : $\Delta: Z$ is set if the result is zero. Cleared otherwise.
$C$ will contain the value of the MSB before the operation.

Example: If the accumulator contains the binary value 10001001 and the carry flag is set to 0 then the instruction,

RLC A
will cause the accumulator to have the binary value 00010010 and the carry flag to be set to 1 .

Addressing Modes: Inherent

SET
Set Bit

Mnemonic: SET

Function: Set Bit

Description: The SET instruction is used to set a specified bit in a given register in the data space.

Operation: $\quad$ dst $(n) \leftarrow 1,0 \leq n \leq 7$

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | $\mathbf{C}$ |
| SET bit,dst |  | 2 | 4 | ${ }^{*}$ | ${ }^{*}$ |
| SET b,A | b11011 FF | 2 | 4 | $*$ | ${ }^{*}$ |
| SET b,rr | b11011 rr |  |  |  |  |

## Notes:

b. 3 bit-address
rr. 1 Byte dataspace address
*. C,Z not affected

Example: If register 23h of the dataspace contains 00000000 then the instruction,

SET 4,23h
will cause register 23h to hold 00010000 .

Addressing Modes: Bit Direct

## Shift Left Accumulator

Mnemonic: SLA
Function: Shift Left Accumulator

Description: This instruction implements an addition of the accumulator to itself (i.e adoubling of the accumulator) causing an arithmetic left shift of the value in the register.

Operation: ADD A,FFh
This instruction can only be performed on the accumulator.

| Inst. Format | OPCPDE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | C |
| SLA A | $5 F$ FF | 2 | 4 | $\Delta$ | $\Delta$ |

Note: $\Delta: Z$ is set if the result is zero. Cleared otherwise.
$C$ will contain the value of the MSB before the operation.

Example: If the accumulator contains the binary value 11001101 then the instruction,
SLA A
will cause the accumulator to have the binary value 10011010 and the carry flag to be set to 1 .

Addressing Modes: Inherent

## STOP

## Stop Operation

Mnemonic: STOP

## Function: Stop operation

Description: This instruction is used for putting the ST60/62/63 into a stand-by mode in which the power consumption is reduced to a minimum. All the on-chipperipherals and oscillator are stopped (for some peripherals,A/D for example, it is necessary to individually turn-off the macrocell before entering the STOP instruction). To restart the processor an external interrupt or a reset is needed.

Operation: Stop Processor

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | C |
| STOP | 6 D | 1 | 2 | $*$ | $*$ |

Note : *: C,Z not affected

Addressing Mode: Inherent

## SUB

Subtraction

Mnemonic: SUB

## Function: Subtraction

Description: This instruction subtracts the source value from the destination value.

Operation: $\quad$ dst $\leftarrow d s t-s r c$
The destination must be the accumulator.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUB dst,src |  |  |  | Z | C |
| SUB A,A | DF FF | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A, X | DF 80 | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A, Y | DF 81 | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A,V | DF 82 | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A, W | DF 83 | 2 | 4 | $\Delta$ | $\Delta$ |
| SUB A, (X) | C7 | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A, $(\mathrm{Y})$ | CF | 1 | 4 | $\Delta$ | $\Delta$ |
| SUB A,rr | DF rr | 2 | 4 | $\Delta$ | $\Delta$ |

Note: rr. 1 Byte dataspace address

ST60 $\Delta: Z$ is set if the result is zero. Cleared otherwise.

C is set if Acc $\geq \mathrm{src}$, cleared if $\mathrm{Acc}<\mathrm{src}$.

ST62/63 $\Delta: Z$ is set if the result is zero. Cleared otherwise.

C is set if Acc $<$ src, cleared if $A c c \geq s r c$.

Example: If the $Y$ register contains the value 23h, dataspace register 23h contains the value 53 h and the accumulator contains the value 78 h then the instruction,

SUB A,(Y)
will cause the accumulator to hold the value 25 h (i.e. 78-53). The zero flag is cleared and the carry flag is set (on ST60), indicating that result is $>0$.

Addressing Modes: Source: Indirect,Direct

SUBI

## Subtraction Immediate

## Mnemonic: SUBI

Function: Subtraction Immediate

Description: This instruction causes the immediately addressed source data to be subtracted from the accumulator.

Operation: $\quad \mathrm{dst} \leftarrow$ dst-src
The destination must be the accumulator.

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Z | C |
| SUBI dst,src |  | 2 | 4 | $\Delta$ | $\Delta$ |
| SUBI A,nn | D7 nn |  |  |  |  |

Note: nn. 1 Byte of immediate data

ST60 $\quad \Delta: Z$ is set if the result is zero. Cleared otherwise.

C is set if Acc $\geq$ src, cleared if Acc $<$ src.

ST62/63
$\Delta: Z$ is set if the result is zero. Cleared otherwise.

C is set if Acc $<$ src, cleared if Acc $\geq$ src.
Example: If the accumulator contains the value 56 h then the instruction,

## SUBI A,25

will cause the accumulator to contain the value 31 h . The zero flag is cleared and the carry flag is set (on ST60), indicating that the result is $>0$.

Addressing Modes: Source: Immediate

Destination: Accumulator

## Mnemonic: WAIT

## Function: Wait Processor

Description: This instruction is used for putting the ST60/62/63 into a stand-by mode in which the power consumption is reduced to a minimum. Instruction execution is stopped, but the oscillator and some on-chip peripherals continue to work. To restart the processor an interrupt from an active on-chip peripheral (eg. timer), an external interrupt or reset is needed. For on-chip peripherals active during wait, see ST60/62/63 data sheets.

Operation: Put ST6 in stand-by mode

| Inst. Format | OPCODE (Hex) | Bytes | Cycles | Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{Z}$ | C |
| WAIT | ED | 1 | 2 | $*$ | $*$ |

Note : *. C,Z not affected

Addressing Modes: Inherent
© 1994 SGS-THOMSON Microelectronics - All rights reserved.
Purchase of $I^{2} \mathrm{C}$ Components by SGS-THOMSON Microelectronics conveys a license under the Philips $I^{2} \mathrm{C}$ Patent. Rights to use these components in an $I^{2} \mathrm{C}$ system is granted provided that the system conforms to the $I^{2} \mathrm{C}$ Standard Specification as defined by Philips.
SGS-THOMSON Microelectronics Group of Companies
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.


[^0]:    OPC = Opcode
    R.A. = Relative Address
    J.D. = Jump Displacement

