

# ST24C16, ST25C16 ST24W16, ST25W16

## SERIAL 16K (2K x 8) EEPROM

- 1 MILLION ERASE/WRITE CYCLES, with 40 YEARS DATA RETENTION
- SINGLE SUPPLY VOLTAGE:
  - 4.5V to 5.5V for ST24x16 versions
  - 2.5V to 5.5V for ST25x16 versions
- HARDWARE WRITE CONTROL VERSIONS: ST24W16 and ST25W16
- TWO WIRE SERIAL INTERFACE, FULLY I<sup>2</sup>C **BUS COMPATIBLE**
- BYTE and MULTIBYTE WRITE (up to 8 BYTES) for the ST24C16
- PAGE WRITE (up to 16 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ **MODES**
- SELF TIMED PROGRAMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH UP **PERFORMANCES**

#### **DESCRIPTION**

This specification covers a range of 16K bits I<sup>2</sup>C bus EEPROM products, the ST24/25C16 and the ST24/25W16. In the text, products are referred to as ST24/25x16 where "x" is: "C" for Standard version and "W" for hardware Write Control version.

The ST24/25x16 are 16K bit electrically erasable programmable memories (EEPROM), organized as 8 blocks of 256 x 8 bits. These are manufactured in SGS-THOMSON's Hi-Endurance Advanced CMOS technology which guarantees an endur-

**Table 1. Signal Names** 

PRE	Write Protect Enable
PB0, PB1	Protect Block Select
SDA	Serial Data Address Input/Output
SCL	Serial Clock
MODE	Multybyte/Page Write Mode (C version)
WC	Write Control (W version)
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground





Figure 1. Logic Diagram



Note: WC signal is only available for ST24/25W16 products.

March 1997 1/17

Figure 2A. DIP Pin Connections




Figure 2B. SO8 Pin Connections




Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter		Value	Unit
T <sub>A</sub>	Ambient Operating Temperature		-40 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C	
T <sub>LEAD</sub>	===== ·=····p · · · · · · · · · · · · ·	sec sec	215 260	°C
V <sub>IO</sub>	Input or Output Voltages		-0.6 to 6.5	V
V <sub>CC</sub>	Supply Voltage		-0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) (2)		4000	V
, E2D	Electrostatic Discharge Voltage (Machine model) (3)		500	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

### **DESCRIPTION** (cont'd)

ance of one million erase/write cycles with a data retention of 40 years. The ST25x16 operates with a power supply value as low as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.

The memories are compatible with the I<sup>2</sup>C standard, two wire serial interface which uses a bi-directional data bus and serial clock. The memories carry a built-in 4 bit, unique device identification code (1010) corresponding to the I<sup>2</sup>C bus definition. The memories behave as slave devices in the I<sup>2</sup>C protocol with all memory operations synchronized by the serial clock. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by a stream of 4 bits (identification code 1010), 3 block select bits, plus one read/write bit and terminated by an acknowledge bit. When writing data to the

**/** 2/17

<sup>2. 100</sup>pF through 1500 $\Omega$ ; MIL-STD-883C, 3015.7 3. 200pF through 0 $\Omega$ ; EIAJ IC-121 (condition C)

**Table 3. Device Select Code** 

	Device Code				Memoi	ry MSB Add	resses	$R\overline{W}$
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Device Select	1	0	1	0	A10	A9	A8	RW

Note: The MSB b7 is sent first.

**Table 4. Operating Modes** 

				<u> </u>
Mode	RW bit	MODE pin	Bytes	Initial Sequence
Current Address Read	'1'	Х	1	START, Device Select, RW = '1'
Random Address Read	'0'	Х	1	START, Device Select, $R\overline{W} = '0'$ , Address,
Nandom Address Nead	'1'		reSTART, Device Select, RW = '1'	
Sequential Read	'1'	Х	1 to 2048	As CURRENT or RANDOM Mode
Byte Write	'0'	Х	1	START, Device Select, $R\overline{W}$ = '0'
Multibyte Write	'0'	V <sub>IH</sub>	8	START, Device Select, RW = '0'
Page Write	'0'	V <sub>IL</sub>	16	START, Device Select, RW = '0'

Note:  $X = V_{IH}$  or  $V_{IL}$ .

memory it responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it acknowledges the receipt of the data bytes in the same way. Data transfers are terminated with a STOP condition.

Data in the 4 upper blocks of the memory may be write protected. The protected area is programmable to start on any 16 byte boundary. The block in which the protection starts is selected by the input pins PB0, PB1. Protection is enabled by setting a Protect Flag bit when the PRE input pin is driven High.

Power On Reset: Vcc lock out write protect. In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is implemented. Untill the Vcc voltage has reached the POR threshold value, the internal reset is active: all operations are disabled and the device will not respond to any command. In the same way, when Vcc drops down from the operating voltage to below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable Vcc must be applied before applying any logic signal.

#### SIGNALS DESCRIPTION

**Serial Clock (SCL).** The SCL input signal is used to synchronise all data in and out of the memory. A resistor can be connected from the SCL line to  $V_{CC}$  to act as a pull up (see Figure 3).

**Serial Data (SDA).** The SDA signal is bi-directional and is used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A resistor must be connected from the SDA bus line to  $V_{CC}$  to act as pull up (see Figure 3).

**Protected Block Select (PB0, PB1).** PB0 and PB1 input signals select the block in the upper part of the memory where write protection starts. These inputs have a CMOS compatible input level.

**Protect Enable (PRE).** The PRE input signal, in addition to the status of the Block Address Pointer bit (b2, location 7FFh as in Figure 7), sets the PRE write protection active.

**Mode (MODE).** The MODE input is available on pin 7 (see also  $\overline{WC}$  feature) and may be driven dynamically. It must be at  $V_{IL}$  or  $V_{IH}$  for the Byte Write mode,  $V_{IH}$  for Multibyte Write mode or  $V_{IL}$  for Page Write mode. When unconnected, the MODE input is internally read as  $V_{IH}$  (Multibyte Write mode).

**Write Control (\overline{WC}).** An hardware Write Control feature is offered only for ST24W16 and ST25W16 versions on pin 7. This feature is usefull to protect the contents of the memory from any erroneous erase/write cycle. The Write Control signal is used to enable ( $\overline{WC}$  at  $V_{IH}$ ) or disable ( $\overline{WC}$  at  $V_{IL}$ ) the internal write protection. When unconnected, the  $\overline{WC}$  input is internally read as  $V_{IL}$ . The devices with this Write Control feature no longer supports the Multibyte Write mode of operation, however all other write modes are fully supported.

Refer to the AN404 Application Note for more detailed information about Write Control feature.




Figure 3. Maximum R<sub>L</sub> Value versus Bus Capacitance (C<sub>BUS</sub>) for an I<sup>2</sup>C Bus

Table 5. Input Parameters <sup>(1)</sup> ( $T_A = 25~^{\circ}C, f = 100~kHz$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance (SDA)			8	pF
C <sub>IN</sub>	Input Capacitance (other pins)			6	pF
Z <sub>WCL</sub>	WC Input Impedance (ST24/25W16)	$V_{IN} \le 0.3 \ V_{CC}$	5	20	kΩ
Z <sub>WCH</sub>	WC Input Impedance (ST24/25W16)	$V_{IN} \ge 0.7 \ V_{CC}$	500		kΩ
t <sub>LP</sub>	Low-pass filter input time constant (SDA and SCL)			100	ns

Note: 1. Sampled only, not 100% tested.

Table 6. DC Characteristics (T<sub>A</sub> = 0 to 70  $^{\circ}$ C or -40 to 85  $^{\circ}$ C; V<sub>CC</sub> = 4.5V to 5.5V or 2.5V to 5.5V)

Symbol	Parameter	Test Condition	Min	Max	Unit
lu	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±2	μΑ
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> SDA in Hi-Z		±2	μΑ
Icc	Supply Current (ST24 series)	$V_{CC}$ = 5V, $f_C$ = 100kHz (Rise/Fall time < 10ns)		2	mA
	Supply Current (ST25 series)	$V_{CC} = 2.5V, f_C = 100kHz$		1	mA
Supply Current (Standby)		$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5V$		100	μΑ
I <sub>CC1</sub>	(ST24 series)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5V$ , $f_C = 100kHz$		300	μА
I <sub>CC2</sub>	Supply Current (Standby)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5V$		5	μА
ICC2	(ST25 series)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5V$ , $f_C = 100kHz$		50	μА
V <sub>IL</sub>	Input Low Voltage (SCL, SDA)		-0.3	0.3 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage (SCL, SDA)		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 1	V
VIL	Input Low Voltage (PB0 - PB1, PRE, MODE, WC)		-0.3	0.5	V
V <sub>IH</sub>	Input High Voltage (PB0 - PB1, PRE, MODE, WC)		V <sub>CC</sub> - 0.5	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage (ST24 series)	$I_{OL} = 3mA$ , $V_{CC} = 5V$		0.4	V
V OL	Output Low Voltage (ST25 series)	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 2.5V		0.4	V

Table 7. AC Characteristics

 $(T_A = 0 \text{ to } 70 \,^{\circ}\text{C or } -40 \text{ to } 85 \,^{\circ}\text{C}; \, V_{CC} = 4.5 \text{V to } 5.5 \text{V or } 2.5 \text{V to } 5.5 \text{V})$ 


Symbol	Alt	Parameter	Min	Max	Unit
t <sub>CH1CH2</sub>	t <sub>R</sub>	Clock Rise Time		1	μs
t <sub>CL1CL2</sub>	t <sub>F</sub>	Clock Fall Time		300	ns
t <sub>DH1DH2</sub>	t <sub>R</sub>	Input Rise Time		1	μs
t <sub>DL1DL1</sub>	t <sub>F</sub>	Input Fall Time		300	ns
t <sub>CHDX</sub> (1)	t <sub>SU:STA</sub>	Clock High to Input Transition	4.7		μs
t <sub>CHCL</sub>	tніgн	Clock Pulse Width High	4		μs
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Input Low to Clock Low (START)			μs
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Clock Low to Input Transition			μs
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock Pulse Width Low	4.7		μs
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Input Transition to Clock Transition	250		ns
tchdh	tsu:sто	Clock High to Input High (STOP)	4.7		μs
t <sub>DHDL</sub>	t <sub>BUF</sub>	Input High to Input Low (Bus Free)	4.7		μѕ
t <sub>CLQV</sub> (2)	t <sub>AA</sub>	Clock Low to Next Data Out Valid	0.3	3.5	μs
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time	300		ns
fc	f <sub>SCL</sub>	Clock Frequency		100	kHz
tw (3)	t <sub>WR</sub>	Write Time		10	ms

Notes: 1. For a reSTART condition, or following a write cycle.

**Table 8. AC Measurement Conditions** 

Input Rise and Fall Times	≤ 50ns
Input Pulse Voltages	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>
Input and Output Timing Ref. Voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>

Figure 4. AC Testing Input Output Waveforms



#### **DEVICE OPERATION**

#### 1<sup>2</sup>C Bus Background

The ST24/25x16 support the I<sup>2</sup>C protocol. This protocol defines any device that sends data onto the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master will always initiate a data transfer and will provide the serial clock for synchronisation. The ST24/25x16 are always slave devices in all communications.

**Start Condition.** START is identified by a high to low transition of the SDA line while the clock SCL is stable in the high state. A START condition must precede any command for data transfer. Except during a programming cycle, the ST24/25x16 continuously monitor the SDA and SCL signals for a START condition and will not respond unless one is given.

<sup>2.</sup> The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP conditions

<sup>3.</sup> In the Multibyte Write mode only, if accessed bytes are on two consecutive 8 bytes rows (5 address MSB are not constant) the maximum programming time is doubled to 20ms.

Figure 5. AC Waveforms





Figure 6. I<sup>2</sup>C Bus Protocol



**Stop Condition.** STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the ST24/25x16 and the bus master. A STOP condition at the end of a Read command forces the standby state. A STOP condition at the end of a Write command triggers the internal EEPROM write cycle.

Acknowledge Bit (ACK). An acknowledge signal is used to indicate a successful data transfer. The bus transmitter, either master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse period the receiver pulls the SDA bus low to acknowledge the receipt of the 8 bits of data.

**Data Input.** During data input the ST24/25x16 samples the SDA bus signal on the rising edge of the clock SCL. Note that for correct device operation the SDA signal must be stable during the clock low to high transition and the data must change ONLY when the SCL line is low.

**Memory Addressing.** To start communication between the bus master and the slave ST24/25x16, the master must initiate a START condition. The 8 bits sent after a START condition are made up of a device select of 4 bits that identifie the device type (1010), 3 Block select bits and one bit for a READ ( $R\overline{W} = 1$ ) or WRITE ( $R\overline{W} = 0$ ) operation.

There are three modes both for read and write. They are summarised in Table 4 and described hereafter. A communication between the master and the slave is ended with a STOP condition.




Figure 7. Memory Protection

#### **Write Operations**

The Multibyte Write mode (only available on the ST24/25C16 versions) is selected when the MODE pin is at  $V_{IH}$  and the Page Write mode when MODE pin is at  $V_{IL}$ . The MODE pin may be driven dynamically with CMOS input levels.

Following a START condition the master sends a device select code with the RW bit reset to '0'. The memory acknowledges this and waits for a byte address. The byte address of 8 bits provides access to any of the 256 bytes of one memory block. After receipt of the byte address the device again responds with an acknowledge.

For the ST24/25W16 versions, any write command with  $\overline{WC}$  = '1' (during a period of time from the START condition untill the end of the Byte Address) will not modify data and will NOT be acknowledged on data bytes, as in Figure 10.

**Byte Write.** In the Byte Write mode the master sends one data byte, which is acknowledged by the memory. The master then terminates the transfer by generating a STOP condition. The Write mode

is independant of the state of the MODE pin which could be left floating if only this mode was to be used. However it is not a recommended operating mode, as this pin has to be connected to either  $V_{IH}$  or  $V_{IL}$ , to minimize the stand-by current.

Multibyte Write (ST24/25C16 only). For the Multibyte Write mode, the MODE pin must be at VIH. The Multibyte Write mode can be started from any address in the memory. The master sends from one up to 8 bytes of data, which are each acknowledged by the memory. The transfer is terminated by the master generating a STOP condition. The duration of the write cycle is  $t_W = 10$ ms maximum except when bytes are accessed on 2 contiguous rows (one row is 16 bytes), the programming time is then doubled to a maximum of 20ms. Writing more than 8 bytes in the Multibyte Write mode may modify data bytes in an adjacent row (one row is 16 bytes long). However, the Multibyte Write can properly write up to 16 consecutive bytes only if the first address of these 16 bytes is the first address of the row, the 15 following bytes being written in the 15 following bytes of this same row.


Page Write. For the Page Write mode, the MODE pin must be at V<sub>II</sub>. The Page Write mode allows up to 16 bytes to be written in a single write cycle, provided that they are all located in the same 'row' in the memory: that is the same Block Address bits (b3, b2, b1 of Device Select code in Table 3) and the same 4 MSBs in the Byte Address. The master sends one up to 16 bytes of data, which are each acknowledged by the memory. After each byte is transfered, the internal byte address counter (4 Least Significant Bits only) is incremented. The transfer is terminated by the master generating a STOP condition. Care must be taken to avoid address counter 'roll-over' which could result in data being overwritten. Note that for any write mode, the generation by the master of the STOP condition starts the internal memory program cycle. All inputs are disabled until the completion of this cycle and the memory will not respond to any request.

Minimizing System Delay by Polling On ACK. During the internal Write cycle, the memory disconnects itself from the bus in order to copy the data from the internal latches to the memory cells. The maximum value of the Write time (tw) is given in the AC Characteristics table, this timing value may be reduced by an ACK polling sequence issued by the master.

The sequence is:

- Initial condition: a Write is in progress (see Figure 8).
- Step 1: the Master issues a START condition followed by a Device Select byte (1st byte of the new instruction).
- Step 2: if the memory is internally writing, no ACK will be returned. The Master goes back to Step1. If the memory has terminated the internal writing, it will issue an ACK indicating that the memory is ready to receive the second part of the instruction (the first byte of this instruction was already sent during Step 1).





**Write Protection.** Data in the upper four blocks of 256 bytes of the memory may be write protected. The memory is write protected between a boundary address and the top of memory (address 7FFh). The boundary address is user defined by writing it in the Block Address Pointer (location 7FFh).

The Block Address Pointer is an 8 bit EEPROM register located at the address 7FFh. It is composed by 4 MSBs Address Pointer, which defines the bottom boundary address, and 4 LSBs which must be programmed at '0'. This Address Pointer can therefore address a boundary by page of 16 bytes.

The block in which the Block Address Pointer defines the boundary of the write protected memory is defined by the logic level applied on the PB1 and PB0 input pins:

- PB1 ='0'and PB0 ='0' select block 4
- PB1 ='0'and PB0 ='1' select block 5
- PB1 ='1'and PB0 ='0' select block 6
- PB1 ='1'and PB0 ='1' select block 7

The following sequence should be used to set the Write Protection:

 write the data to be protected into the top of the memory, up to, but not including, location 7FFh;


- select the block by hardwiring the signals PB0 & PB1;
- set the protection by writing the correct bottom boundary address in the Address Pointer (4 MSBs of location 7FFh) with bit b2 (Protect Flag) set to '0'.

Note that for a correct fonctionality of the memory, all the 4 LSBs of the Block Address Pointer must also be programmed at '0'. The area will be protected when the PRE input is taken High.

**Remark:** The Write Protection is active if and only if the PRE input pin is driven High and the bit 2 of location 7FFh is set to '0'. In all the other cases, the memory Block will not be protected. While the PRE input pin is read at '0' by the memory, the location 7FFh can be used as a normal EEPROM byte.

Caution: Special attention must be used when using the protect mode together with the Multibyte Write mode (MODE input pin High). If the Multibyte Write starts at the location right below the first byte of the Write Protected area, then the instruction will write over the first 7 bytes of the Write Protected area. The area protected is therefore smaller than the content defined in the location 7FFh, by 7 bytes. This does not apply to the Page Write mode as the address counter 'roll-over' and thus cannot go above the 16 bytes lower boundary of the protected area.

Figure 9. Write Modes Sequence (ST24/25C16)






Figure 10. Write Modes Sequence with Write Control = 1 (ST24/25W16)

#### **Read Operation**


Read operations are independent of the state of the MODE signal. On delivery, the memory content is set at all "1's" (or FFh).

Current Address Read. The memory has an internal byte address counter. Each time a byte is read, this counter is incremented. For the Current Address Read mode, following a START condition, the master sends a memory address with the  $R\overline{W}$  bit set to '1'. The memory acknowledges this and outputs the byte addressed by the internal byte address counter. This counter is then incremented. The master does NOT acknowledge the byte output, but terminates the transfer with a STOP condition.

Random Address Read. A dummy write is performed to load the address into the address counter (see Figure 11). This is followed by another START condition from the master and the byte address repeated with the  $R\overline{W}$  bit set to '1'. The memory acknowledges this and outputs the byte addressed. The master does NOT acknowledge the byte output, but terminates the transfer with a STOP condition.

Sequential Read. This mode can be initiated with either a Current Address Read or a Random Address Read. However, in this case the master DOES acknowledge the data byte output and the memory continues to output the next byte in sequence. To terminate the stream of bytes, the master must NOT acknowledge the last byte out-

Figure 11. Read Modes Sequence




Note: \* The 7 Most Significant bits of DEV SEL bytes of a Random Read (1st byte and 3rd byte) must be identical.

put, but MUST generate a STOP condition. The output data is from consecutive byte addresses, with the internal byte address counter automatically incremented after each byte output. After a count of the last memory address, the address counter will 'roll- over' and the memory will continue to output data.

**Acknowledge in Read Mode.** In all read modes the ST24/25x16 wait for an acknowledge during the 9th bit time. If the master does not pull the SDA line low during this time, the ST24/25x16 terminate the data transfer and switches to a standby state.

**477**\_

#### **ORDERING INFORMATION SCHEME**



Note: 1. Temperature range on special request only.


Devices are shipped from the factory with the memory content set at all "1's" (FFh).

For a list of available options (Operating Voltage, Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame

Symb		mm			inches	
Symb	Typ Min		Max	Тур	Min	Max
А		3.90	5.90		0.154	0.232
A1		0.49	_		0.019	_
A2		3.30	5.30		0.130	0.209
В		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
С		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
Е	7.62	_	_	0.300	_	_
E1		6.00	6.70		0.236	0.264
e1	2.54	_	_	0.100	-	_
eA		7.80	_		0.307	_
eB			10.00			0.394
L		3.00	3.80		0.118	0.150
N		8			8	

PSDIP8




Drawing is not to scale.

SO8 - 8 lead Plastic Small Outline, 150 mils body width

Symb		mm			inches	
Syllib	Тур	Min	Max	Тур	Min	Max
А		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
В		0.33	0.51		0.013	0.020
С		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
е	1.27	_	_	0.050	-	-
Н		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
α		0°	8°		0°	8°
N		8			8	
СР			0.10			0.004

SO8



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1997 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components by SGS-THOMSON Microelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil -Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

