

TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

TA8435H


PWM CHOPPER TYPE BIPOLAR STEPPING MOTOR DRIVER.

The TA8435H is PWM chopper type sinusoidal micro step bipolar stepping motor driver.

Sinusoidal micro step operation is accomplished only a clock signal inputting by means of built-in hard ware.

FEATURES

- 1 chip bipolar sinusoidal micro step stepping motor driver.
- Output current up to 1.5A (AVE.) and 2.5A (PEAK).
- PWM chopper type.
- Structured by high voltage Bi-CMOS process technology.
- Forward and reverse rotation are available.
- 2, 1-2, W1-2, 2W1-2 phase 1 or 2 clock drives are selectable.
- Package : HZIP25-P
- Input Pull-up Resistor equipped with RESET Terminal : $R = 100k\Omega$ (Typ.)
- Output Monitor available with MO. $I_O(MO) = \pm 2mA$ (MAX.)
- Reset and Enable are available with RESET and ENABLE.




Weight : 9.86g (Typ.)


961001EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



Pull-up resistance : 100kΩ (Typ.)
Pin⑫、⑭、⑯ : Non connection


PIN CONNECTION (Top view)

(Note) NC : No connection


PIN FUNCTION

PIN No.	SYMBOL	FUNCTIONAL DESCRIPTION
1	SG	Signal GND.
2	RESET	L : RESET.
3	ENABLE	L : ENABLE, H : OFF.
4	OSC	Chopping oscillation is determined by the external capacitor.
5	CW / CCW	Forward / Reverse switching terminal.
6	CK2	Clock input terminal.
7	CK1	Clock input terminal.
8	M1	Excitation control input
9	M2	Excitation control input
10	REF IN	V_{NF} control input
11	MO	Monitor output
12	NC	No connection.
13	V _{CC}	Voltage supply for logic.
14	NC	No connection.
15	V _{MB}	Output power supply terminal.
16	$\phi\bar{B}$	Output $\phi\bar{B}$
17	PG-B	Power GND.
18	NFB	B-ch output current detection terminal.
19	ϕB	Output ϕB
20	$\phi\bar{A}$	Output $\phi\bar{A}$
21	NFA	A-ch output current detection terminal.
22	PG-A	Power GND
23	ϕA	Output ϕA
24	V _{MA}	Output power supply terminal.
25	NC	No connection.

OUTPUT CIRCUIT



INPUT CIRCUIT



OSC FREQUENCY CALCULATION

Sawtooth OSC circuit consists of Q₁ through Q₄ and R₁ through R₄.

Q₂ is turned "off" when V_{OSC} is less than the voltage of 2.5V + V_{BE} Q₂ approximately equal to 2.85V.

V_{OSC} is increased by C_{OSC} charging through R₁.

Q₃ and Q₄ are turned "on" when V_{OSC} becomes 2.85V (Higher level.)

Lower level of V ④ pin is equal to V_{BE} Q₂ + V_{SAT} Q₄ approximately equal to 1.4V.

V_{OSC} is calculated by following equation.

$$V_{OSC} = 5 \cdot \left(1 - \exp \left(-\frac{t}{C_{OSC} \cdot R_1} \right) \right) \quad \dots \dots \dots \quad ①$$

Assuming that V_{OSC} = 1.4V (t = t₁) and = 2.85V (t = t₂)

C_{OSC} is external capacitance connected to pin ④ and R₁ is on-chip 10kΩ resistor.

Therefore, OSC frequency is calculated as follows.

$$t_1 = -C_{OSC} \cdot R_1 \cdot \ln \left(1 - \frac{1.4}{5} \right) \quad \dots \dots \dots \quad ②$$

$$t_2 = -C_{OSC} \cdot R_1 \cdot \ln \left(1 - \frac{2.85}{5} \right) \quad \dots \dots \dots \quad ③$$

$$\begin{aligned} f_{OSC} &= \frac{1}{t_2 - t_1} = \frac{1}{C_{OSC} (R_1 \cdot \ln (1 - \frac{1.4}{5}) - R_1 \cdot \ln (1 - \frac{2.85}{5}))} \\ &= \frac{1}{5.15 \cdot C_{OSC}} \text{ (kHz)} \quad (C_{OSC} : \mu F) \end{aligned}$$


ENABLE AND RESET FUNCTION AND MO SIGNAL

Fig.1 1-2 Phase drive mode (M1 : H, M2 : L)

ENABLE Signal disables only Output Signal.

Internal logic functions are proceeded by CK signal without regard to ENABLE signal.

Therefore, Output Current is initiated from the proceeded timing point of internal logic circuit after release of disable mode.

Fig.1 shows the ENABLE functions, when the system is selected in 1-2 Phase drive mode.




Fig.2 1-2 Phase drive mode (M1 : H, M2 : L)

Low level active of RESET Signal offs not only the Outputs but also stops internal CK functions and MO to low.

Outputs are initiated from the initial point after release of RESET (High) as shown in Fig.2.

MO (Monitor Output) Signals can be used as rotation and initial signal for stable rotation checking.

FUNCTION

INPUT					MODE
CK1	CK2	CW / CCW	RESET	ENABLE	
	H	L	H	L	CW
	L	L	H	L	INHIBIT (Note)
H		L	H	L	CCW
L		L	H	L	INHIBIT (Note)
	H	H	H	L	CCW
	L	H	H	L	INHIBIT (Note)
H		H	H	L	CW
L		H	H	L	INHIBIT (Note)
X	X	X	L	L	RESET
X	X	X	X	H	Z

INITIAL MODE



EXCITATION MODE	A PHASE CURRENT	B PHASE CURRENT
2 Phase	100%	-100%
1-2 Phase	100%	0%
W1-2 Phase	100%	0%
2W1-2 Phase	100%	0%

Z : High impedance


X : Don't Care

INPUT		MODE (EXCITATION)
M1	M2	
L	L	2 Phase
H	L	1-2 Phase
L	H	W1-2 Phase
H	H	2W1-2 Phase


2 PHASE EXCITATION (M1 : L, M2 : L, CW MODE) 1-2 PHASE EXCITATION (M1 : H, M2 : L, CW MODE)



W1-2 PHASE EXCITATION (M1 : L, M2 : H, CW MODE)



2W1-2 PHASE EXCITATION (M1 : H, M2 : H, CW MODE)



MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

CHARACTERISTIC		SYMBOL	RATING	UNIT
Supply Voltage		V_{CC}	5.5	V
Output Voltage		V_M	40	V
Output Current	PEAK	I_O (PEAK)	2.5	A
	AVE.	I_O (AVE.)	1.5	
MO Output Current		I_O (MO)	± 2	mA
Input Voltage		V_{IN}	$\sim V_{CC}$	V
Power Dissipation	P_D		5 (Note 1)	W
			43 (Note 2)	
Operating Temperature		T_{opr}	-40~85	$^\circ\text{C}$
Storage Temperature		T_{stg}	-55~150	$^\circ\text{C}$
Feed Back Voltage		V_{NF}	1.0	V

(Note 1) No heat sink

(Note 2) $T_c = 85^\circ\text{C}$ RECOMMENDED OPERATING CONDITIONS ($T_a = -20\text{--}75^\circ\text{C}$)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{CC}	—	4.5	5.0	5.5	V
Output Voltage	V_M	—	21.6	24	26.4	V
Output Current	I_{OUT}	—	—	—	1.5	A
Input Voltage	V_{IN}	—	—	—	V_{CC}	V
Clock Frequency	f_{CK}	—	—	—	5	kHz
OSC Frequency	f_{OSC}	—	15	—	80	kHz

ELECTRICAL CHARACTERISTICS ($T_a = 25^\circ C$, $V_{CC} = 5V$, $V_M = 24V$)

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Input Voltage	High	V_{IN} (H)	1	M1, M2, CW / CCW, REF IN ENABLE, CK1, CK2 RESET	3.5	—	V_{CC} + 0.4	V	
	Low	V_{IN} (L)			GND — 0.4	—	1.5		
Input Hysteresis Voltage		V_H			—	600	—	mV	
Input Current		I_{IN-1} (H)	1	M1, M2, REF IN, $V_{IN} = 5.0V$	—	—	100	nA	
		I_{IN-1} (L)		RESET, ENABLE, $V_{IN} = 0V$, INTERNAL PULL-UP RESISTOR	10	50	100	μA	
		I_{IN-2} (L)		SOURCE TYPE, $V_{IN} = 0V$	—	—	100	nA	
Quiescent Current V_{CC} Terminal		I_{CC1}	1	Output Open, $\overline{RESET} : H$, $\overline{ENABLE} : L$ (2, 1-2 Phase excitation)	—	10	18	mA	
		I_{CC2}		Output Open, $\overline{RESET} : H$, $\overline{ENABLE} : L$ (W1-2, 2W1-2 Phase excitation)	—	10	18		
		I_{CC3}		RESET : L, ENABLE : H	—	5	—		
		I_{CC4}		RESET : H, $\overline{ENABLE} : H$	—	5	—		
Comparator Reference Voltage	High	V_{NF} (H)	3	REF IN H Output Open	(Note)	0.72	0.8	0.88	V
	Low	V_{NF} (L)		REF IN L Output Open		0.45	0.5	0.55	
Output Differential		ΔV_O	—	B / A, $C_{OSC} = 0.0033\mu F$, $R_{NF} = 0.8\Omega$	— 10	—	10	%	
V_{NF} (H) — V_{NF} (L)		ΔV_{NF}	—	V_{NF} (L) / V_{NF} (H) $C_{OSC} = 0.0033\mu F$, $R_{NF} = 0.8\Omega$	56	63	70	%	
NF Terminal Current		I_{NF}	—	SOURCE TYPE	—	170	—	μA	
Maximum OSC Frequency		f_{OSC} (MAX.)	—	—	100	—	—	kHz	
Minimum OSC Frequency		f_{OSC} (MIN.)	—	—	—	—	10	kHz	
OSC Frequency		f_{OSC}	—	$C_{OSC} = 0.0033\mu F$	25	44	62	kHz	
Minimum Clock Pulse Width		t_W (CK)	—	—	—	1.0	—	μs	
Output Voltage		V_{OH} (MO)	—	$I_{OH} = -40\mu A$	4.5	4.9	V_{CC}	V	
		V_{OL} (MO)		$I_{OL} = 40\mu A$	GND	0.1	0.5		

(Note) 2 Phase excitation, $R_{NF} = 0.7\Omega$, $C_{OSC} = 0.0033\mu F$



OUTPUT BLOCK



CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Output Saturation Voltage	Upper Side	V _{SAT} U1	4	$I_{OUT} = 1.5A$	—	2.1	2.8	V	
	Lower Side	V _{SAT} L1			—	1.3	2.0		
	Upper Side	V _{SAT} U2		$I_{OUT} = 0.8A$	—	1.8	2.2		
	Lower Side	V _{SAT} L2			—	1.1	1.5		
	Upper Side	V _{SAT} U3		$I_{OUT} = 2.5A$ Pulse width 30ms	—	2.5	3.0		
	Lower Side	V _{SAT} L3			—	1.8	2.2		
Diode Forward Voltage	Upper Side	V _F U1	5	$I_{OUT} = 1.5A$	—	2.0	3.0	V	
	Lower Side	V _F L1			—	1.5	2.1		
	Upper Side	V _F U2		$I_{OUT} = 2.5A$ Pulse width 30ms	—	2.5	3.3		
	Lower Side	V _F L2			—	1.8	2.5		
Output Dark Current (A + B Channels)		I _{M1}	2	ENABLE : "H" Level, Output Open RESET : "L" Level	—	—	50	μA	
		I _{M2}		ENABLE : "L" Level Output Open RESET : "H" Level	—	8	15	mA	
A-B Chopping Current (Note)	2W1-2 ϕ	W1-2 ϕ	1-2 ϕ	VECTOR	$\theta = 0$	REF IN : H $R_{NF} = 0.8\Omega$ $C_{OSC} = 0.0033\mu F$	—	100	%
	2W1-2 ϕ	—	—		$\theta = 1/8$		—	100	
	2W1-2 ϕ	W1-2 ϕ	—		$\theta = 2/8$		86	91	
	2W1-2 ϕ	—	—		$\theta = 3/8$		78	83	
	2W1-2 ϕ	W1-2 ϕ	1-2 ϕ		$\theta = 4/8$		66.4	71.4	
	2W1-2 ϕ	—	—		$\theta = 5/8$		50.5	55.5	
	2W1-2 ϕ	W1-2 ϕ	—		$\theta = 6/8$		35	40	
	2W1-2 ϕ	—	—		$\theta = 7/8$		15	20	
	2 Phase Excitation Mode VECTOR				—		—	100	

(Note) Maximum current ($\theta = 0$) : 100%2W1-2 ϕ : 2W1, 2 phase excitation modeW1-2 ϕ : W1, 2 phase excitation mode1-2 ϕ : 1, 2 phase excitation mode


CHARACTERISTIC				SYMBOL	TEST CIR-CUIT	TEST CONDITION			MIN.	TYP.	MAX.	UNIT			
A-B Chopping Current (Note)	2W1-2 ϕ	W1-2 ϕ	1-2 ϕ	VECTOR	—	$\theta = 0$	REF IN : L RNF = 0.8 Ω COSC = 0.0033 μ F	—	100	—	%				
	2W1-2 ϕ	—	—			$\theta = 1/8$		—	100	—					
	2W1-2 ϕ	W1-2 ϕ	—			$\theta = 2/8$		86	91	96					
	2W1-2 ϕ	—	—			$\theta = 3/8$		78	83	88					
	2W1-2 ϕ	W1-2 ϕ	1-2 ϕ			$\theta = 4/8$		66.4	71.4	76.4					
	2W1-2 ϕ	—	—			$\theta = 5/8$		50.5	55.5	60.5					
	2W1-2 ϕ	W1-2 ϕ	—			$\theta = 6/8$		35	40	45					
	2W1-2 ϕ	—	—			$\theta = 7/8$		15	20	25					
2 Phase Excitation Mode VECTOR						—			—	100	—				
Feed Back Voltage Step				ΔV_{NF}	—	$\Delta\theta = 0/8 - 1/8$	REF IN : H RNF = 0.8 Ω COSC = 0.0033 μ F	—	0	—	mV				
						$\Delta\theta = 1/8 - 2/8$		32	72	112					
						$\Delta\theta = 2/8 - 3/8$		24	64	104					
						$\Delta\theta = 3/8 - 4/8$		53	93	133					
						$\Delta\theta = 4/8 - 5/8$		87	127	167					
						$\Delta\theta = 5/8 - 6/8$		84	124	164					
						$\Delta\theta = 6/8 - 7/8$		120	160	200					
Output T _r Switching Characteristics						R _L = 2 Ω , V _{NF} = 0V, C _L = 15pF			—	0.3	—	μ s			
				7	t _r	CK~Output			—	2.2	—				
						OSC~Output			—	1.5	—				
						RESET~Output			—	2.7	—				
					t _f	ENABLE~Output			—	5.4	—				
						—			—	6.3	—				
						—			—	2.0	—				
					t _{pLH}	—			—	2.5	—				
						—			—	5.0	—				
						—			—	6.0	—				
Output Leakage Current	Upper Side	I _{OH}	6	V _M = 30V			—			50	μ A				
	Lower Side	I _{OL}		—			—	50							

(Note) Maximum current ($\theta = 0$) : 100%2W1-2 ϕ : 2W1, 2 phase excitation modeW1-2 ϕ : W1, 2 phase excitation mode1-2 ϕ : 1, 2 phase excitation mode


TEST CIRCUIT 1 V_{IN} (H), (L), I_{IN} (H), (L)**TEST CIRCUIT 2** I_{CC} , I_M 

TEST CIRCUIT 3 $V_{NF} (H), (L)$ **TEST CIRCUIT 4** $V_{CE} (\text{SAT})$ UPPER SIDE, LOWER SIDE(Note) Calibrate I_o to 1.5A / 0.8A by R_L

TEST CIRCUIT 5
 V_{FU} , V_{FL}






TEST CIRCUIT 6
 I_{OH} , I_{OL}




AC ELECTRICAL CHARACTERISTICS, MEASUREMENT WAVE

CK (OSC)-OUT




OUTPUT CURRENT VECTOR ORBIT (Normalize to 90° for each one step)



θ	ROTATION ANGLE		VECTOR LENGTH		—
	IDEAL	TA8435H	IDEAL	TA8435H	
θ_0	0°	0°	100	100.00	—
θ_1	11.25°	11.31°	100	101.98	—
θ_2	22.5°	23.73°	100	99.40	—
θ_3	33.75°	33.77°	100	99.85	—
θ_4	45°	45°	100	100.97	141.42
θ_5	56.25°	56.23°	100	99.85	—
θ_6	67.5°	66.27°	100	99.40	—
θ_7	78.75°	78.69°	100	101.98	—
θ_8	90°	90°	100	100.00	—
1-2 / W1-2 / 2W1-2 Phase		2 Phase			

APPLICATION CIRCUIT




- (Note 1) Schottky diode (3GWJ42) to be connected additionally between each output (pin 16 / 19 / 20 / 23) and GND for preventing Punch-Through Current
- (Note 2) GND pattern to be laid out at one point in order to prevent common impedance.
- (Note 3) Capacitor for noise suppression to be connected between the Power Supply (V_{CC} , V_M) and GND to stabilize the operation.
- (Note 4) Utmost care is necessary in the design of the output line, V_M and GND line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding.

OUTLINE DRAWING

HZIP25-P-1.27

Unit : mm



Weight : 9.86g (Typ.)