

# Boost converter generates three analog rails

TIM HERKLOTS, MAXIM INTEGRATED PRODUCTS LTD, THEALE, BERKSHIRE, UK

The standard boost converter in **Figure 1** uses not only IC<sub>1</sub>, C<sub>1</sub>, L<sub>1</sub>, D<sub>1</sub>, and C<sub>2</sub> to generate a main 5V output, but also additional small, low-cost components to provide two auxiliary supply rails of 10 and -5V. These auxiliary outputs are useful for analog circuitry in small handheld instruments, which often require supply voltages greater than the signal range. Input voltages of 0.8 to 5.5V, which is equivalent to voltages from a battery pack of one to three cells, sustain the main regulated output of 5V±2%. With an input of 1.8V from two flat cells, for instance, and with the other rails unloaded, the circuit can produce 25 mA with 80 to 90% efficiency.


The converter's LX switching node drives low-cost, discrete charge pumps via "flying capacitors" C<sub>3</sub> and C<sub>6</sub> to create the -5V and 10V outputs. The LX node switches between 0V and a level-one diode drop above the 5V rail, so the charge pumps' drive voltage is reasonably well-regulated. Moreover, the drop across D<sub>1</sub> roughly compensates for diode drops in the two charge-pump outputs. IC<sub>1</sub>'s internal control scheme also assists in regulating the auxiliary outputs. This IC's current-limited, minimum-off-time, pulse-frequency modulation constantly adapts its switching frequency to the net load current; the frequency increases when the load increases, producing a greater transfer of energy via the flying capacitors. The result is a type of pseudoregulation for the charge-pump outputs.

These analog supply rails can drive precision op amps,

such as the MAX400 and OP-07, whose input common-mode-rejection and output-range specifications are 2 to 3V within the supply rails. Thus, the rails are good enough if the -5V output is less than -3V and the 10V output is more than 8V. Accordingly, the component choices in **Figure 1**, such as the lossy RC output filters and silicon signal diodes in place of Schottky diodes, provide for minimal cost and ripple rather than maximum regulation. The 4.7-μF capacitors, C<sub>4</sub> and C<sub>7</sub>, can be high-ESR, commodity, multilayer-ceramic types with 16V ratings, a 1206 case, and a Y5V dielectric, such as the 1206YG475ZAT2A from AVX Corp (www.avxcorp.com).

The output ripple varies with the supply voltage and output load. Operating with an input voltage of 1.8V, the circuit produces ripple amplitudes over the load of 2 to 10 mV p-p for the 10V rail and 15 to 30 mV p-p for the -5V rail. By increasing C<sub>5</sub> and C<sub>8</sub> to 2.2 μF, you can reduce these ripple levels to 1 and 5 mV, respectively.

With no load on the auxiliary rails, the 5V output's maximum available load current rises with input supply voltage (**Figure 2a**). You can increase this available output power by replacing D<sub>1</sub> with a lower loss Schottky diode. At an input of 1.8V, the output power available for the three rails (loaded with 10 mA at 5V, 5 mA at 10V, and 5 mA at -5V) is somewhat less than 125 mW; with a 5-mA load, the 10V and -5V outputs are approximately 9.75 and -3.7V, respectively (**Figure 2b**). A 2.7V input based on three flat cells yields



Adding external charge pumps to this 5V boost converter produces auxiliary analog rails of 10 and -5V.


around 275 mW.

The MAX858 operates with peak inductor currents of 125 mA. If you need more current, you can replace this IC with related parts that have 500 mA and 1A ratings. Note that these changes require different passive components; the inductor and main output diode ratings must match the inductor's peak current. The charge pumps can remain the same if their output currents don't change much.

You can also retain the cheap, common, commodity dual diodes  $D_1$ ,  $D_2$ , and  $D_3$ , but detail specifications vary, so look carefully at data sheets for the part you actually use. For example, the BAV70's dc forward current,  $I_F$ , and peak forward surge current,  $I_{FSM}$  for 1  $\mu$ sec, differ among manufacturers. For the Motorola ([www.motorola.com](http://www.motorola.com)) part,  $I_F=200$  mA, and  $I_{FSM}=500$  mA. For National Semiconductor ([www.national.com](http://www.national.com)),  $I_F=600$  mA, and  $I_{FSM}=2$  A. For Philips ([www.philips.com](http://www.philips.com)),  $I_F=125$  mA, and  $I_{FSM}=4$  A, and for Vishay-Siliconix ([www.siliconix.com](http://www.siliconix.com)),  $I_F=250$  mA, and  $I_{FSM}=4.5$  A. This caution is advisable in all second-source considerations. (DI #2200)

EDN

To Vote For This Design, Circle No. 514



With auxiliary rails unloaded, the 5V output's maximum available load current rises with input supply voltage (a). The auxiliary-output voltage levels depend on the load current (b).

## Automatic-exposure scheme uses CCD shutter

GIOVANNI ROMEO AND SANDRO RAO, ISTITUTO NAZIONALE DI GEOFISICA, ROME, ITALY

This application follows the Design Idea, "Peak detector maximizes CCD-sensor range" (EDN, Aug 15, 1996). Its aim was to optimize the performance of an A/D converter used to digitize a linear CCD sensor's analog output. The method involved stretching the upper reference of the flash ADC for the highest lit pixel in the array. The method works well, but does not obtain the best performance from the CCD, which can saturate for overexposure or can produce noise for underexposure. Figure 1 shows a better method that you can use with CCD sensors that provide a shutter facility. The shutter signal in a modern CCD array (such as the Sony ILX703A) removes the electrical charges the light produces during the exposure. Thus, the time between the shutter signal and the data reading is the exposure time. The

circuit in Figure 1 simply moves the shutter pulse between two subsequent readout gates.


The circuit digitally compares the ADC's output with the desired level (near the maximum ADC output). If the output exceeds the threshold level, the up/down counter increments; otherwise, it decrements. The magnitude comparator compares the up/down counter's register contents with the pixel-counter data, and, when the data exceeds the contents, the shutter signal activates. The system requires an average settling time of (number of pixels)/(2 $\times$ pixel time) and, in the steady-state condition, oscillates with a period of one pixel time. Our application required obtaining the shape of the light distribution, neglecting the absolute illumination information. You can use the contents of the

up/down counter's register as a scale factor, when you need to measure the absolute illumination.

Figure 2 shows the waveforms in the system. A 1016 PLD generates the signals to control the system and the CCD. Listing 1 gives the Abel program for the 1016. You can download the file from EDN's Web site [www.ednmag.com](http://www.ednmag.com).


At the registered-user area, go into the Software Center to download the files from DI-SIG, #2213. You can better understand the CCD's operation by referring to Sony's 1992 application note, "Linear Sensor Application Note." (DI #2213) [EDN](#)

FIGURE 1



To adjust the automatic-exposure system, set constant B near the maximum ADC level, tuned to match the maximum unsaturated CCD output.

FIGURE 2



The shutter signal keeps the sensor empty after asserting the readout gate. The exposure begins just in time to keep the CCD's output at a level that uses the ADC's entire dynamic range.

ABEL PROGRAM FOR AUTOMATIC-EXPOSURE PLD

```

MODULE end
TITLE 'end, timing and shutter generator'
shutter INTERFACE (clk,p01..p04,cd01..cd02,ff -> sh);
shut FUNCTIONAL_BLOCK shutter;

clk          pin;
[cd01..cd02] pin; //comparator input
[cd01..cd02] pin; //frequency divider
[p01..p04]  pin; //pixel counter
[p01..p04]  pin; //UP/DOWN counter
p01         pin; //reg pulse
[cd01..cd02] pin; //end and AD clock
OUT         node; //UP/DOWN selection
ff          node; //peak detector ff
sh         pin; //shutter signal

*Data
Input = [AD0..AD0];
Count1 = [P01..P01];
Count2 = [D011..D001];

Equations
shut.clk = clk;
SH0 = shut.sh;
shut.[p01..p04] = [P01..P01];
shut.[cd01..cd02] = [D011..D001];
shut.ff = ff;
ff.D = OUT;
ff.clk = SH0;
ff.AP = OUT;
[cd01..cd02].clk = clk;
Count1.clk = CLK;
Count2.clk = SH0;
[cd01..cd02] := [cd01..cd02] + 1;

when (Count1 = 2169) then Count1 := 0 else Count1 := Count1 + 1;
when ((Count1 = 2088) & (Count1 = 2168)) then ADCLOCK = 0 else ADCLOCK = [cd01];
when (Count1 = 2088) then CDCLOCK = CLK else CDCLOCK = 0;
SH0 = (Count1 = 2107) & (Count1 >= 2147);

when (Input = [1,1,1,1,0,1,0,0,1]) then OUT = 1 else OUT = 0;
when (ff = 1) then [
  when (Count2 < 2087) then Count2 := Count2 + 1 else Count2 := 2087;
  else [
    when (Count2 < 0) then Count2 := Count2 - 1 else Count2 := 0;
  ]
];

END

MODULE shutter
TITLE "shutter"
clk          pin;
[p01..p04]  pin; //UP/DOWN counter
ff          pin; //shutter
SH0,SH01,SH02,SH03 node;

EQUATIONS
sh.clk = clk;
SH01 = [p01..p01] > [cd01..cd01];
SH02 = [p02..p02] > [cd01..cd02];
SH03 = [p03..p03] > [cd02..cd02];
sh := SH01 & [SH02 & SH03] & SH03;

END
    
```


# Low-power converter has galvanic isolation

JOSE CARRASCO, UNIVERSIDAD DE VALENCIA, SPAIN

Certain low-power applications require a simple, low-cost, galvanically isolated power supply. Figure 1 shows a circuit that meets these requirements. The dc/dc converter provides a 12V, 150-mW output using only a few components and a small transformer. The input can come from any power source that supplies 14 to 18V. The CD4049 forms an oscillator that operates at approximately 200 kHz (Figure 2). The asymmetry of the oscillator's waveform depends on the value of R. The voltage  $V_s$  in Figure 1 is proportional to the waveform's asymmetry.

You could also use the circuit as a dc/dc converter with unity transfer ratio by removing the regulator stage at the output. You can easily change the transfer ratio by varying the oscillator's duty cycle (by adjusting R). If you need to increase the output power, remember that in this configuration, the load current flowing through the transformer must be much lower than the magnetizing current. (DI #2214) EDN

FIGURE 2



The symmetry of the waveforms of  $V_D$  and  $V_P$  in Figure 1 determines the value of  $V_s$ .




FIGURE 1

A simple CMOS oscillator, an inexpensive transformer, and a few components form a low-cost, galvanically isolated dc/dc converter







# PLL-based converter controls light source

MASSIMO GOTTARDI, ITC-IRST, TRENTO, ITALY

Using the circuit in **Figure 1**, you can digitally control the light intensity of a lamp. The control loop is based on a PLL, in which the VCO comprises a light-to-frequency converter (TSL220) coupled to a light source that derives its drive from a switching regulator (L4970A). The output of the phase/frequency comparator (4046) serves as the control voltage for the switching regulator. The control voltage is proportional to the frequency error between the reference frequency ( $f_{REF}$ ) and the signal frequency ( $f_{IN}$ ) coming from the light-to-frequency converter.

Changing the reference frequency regulates the voltage supplied to the lamp to force the output of the TSL220 to lock to  $f_{REF}$ . The two resistors at the output of the 4046 provide an attenuation of 1000 to guarantee the loop stability. As an example, we used the L4970A to drive a 12V, 50W halogen lamp. The control loop operates over a frequency of dc to 500 kHz. To prevent the system from entering a positive-feedback condition, the maximum allowable value of  $f_{REF}$  should not exceed the saturation frequency of the TSL220. This maximum value depends on the integrating capacitor used for the light-to-frequency converter and must not exceed 750 kHz. To prevent lamp damage, the 10-k $\Omega$  trim-

mer limits the voltage  $V_{OUT}$  applied to the light source. (DI #2219) EDN

To Vote For This Design, Circle No. 519




FIGURE 1

**A PLL and a light-to-frequency converter allow you to digitally control the intensity of a lamp.**

# Relay driver saves substantial power

TIM HERKLOTS, MAXIM INTEGRATED PRODUCTS, SOUTHAMPTON, UK

It is common practice to operate relays and solenoids at a reduced holding power once the mechanical actuation takes place. Relays are usually specified to pull in within 3 msec at 80% of the rated voltage and to release at 30% of the rated voltage. The circuit in **Figure 1** drives as many as eight 12V (120 $\Omega$  coil) power relays, which memory-map into an 8-bit  $\mu$ P bus. An octal latch stores the relay status, where each bit of the 8-bit word serves a separate relay (0=off, 1=on). The latch's Select line latches data on the rising edge. Whenever the relay's status data changes, the relay's drive voltage rises to the full 12V for 140 msec to ensure that the relay pulls in. A series zener diode then reduces the relay's drive voltage by 50% to reduce dissipation.


A ULN2803, an octal Darlington array with base resistors for direct logic interface, drives the relays. A useful feature

is the inclusion of eight inductive-load clamping diodes, internally connected between the Outx pins and the Com pin. Com thus connects to the relay-supply rail. The power-saving timing comes from IC<sub>1</sub>, a micropower MAX810 processor supervisor powered by the normally high Select line. When the system processor writes to the IC<sub>2</sub> latch, the supply to IC<sub>1</sub> toggles for 200 nsec, causing IC<sub>1</sub> to take its RST output high for 140 to 560 msec. Q<sub>1</sub> operates as a gated current source, dragging current from Q<sub>2</sub>, thereby shorting out D<sub>1</sub>, a 5.6V zener diode. Hence, the relays receive full bus power during the switching phase. After this period, Q<sub>2</sub> turns off, and D<sub>1</sub> drops the relay supply to the holding voltage. (DI #2217)

EDN

To Vote For This Design, Circle No. 520

FIGURE 1



This power-saving circuit takes advantage of the large turn-on/turn-off hysteresis in electromechanical relays and solenoids.