#### FAIRCHILD

SEMICONDUCTOR

### **CD4066BC Quad Bilateral Switch**

#### **General Description**

The CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BC, but has a much lower "ON" resistance, and "ON" resistance is relatively constant over the input-signal range.

#### Features

- Wide supply voltage range 3V to 15V
- High noise immunity 0.45 V<sub>DD</sub> (typ.)
- Wide range of digital and ±7.5 V<sub>PEAK</sub> analog switching
- $\blacksquare$  "ON" resistance for 15V operation  $~80\Omega$
- Matched "ON" resistance  $\Delta R_{ON}=5\Omega$  (typ.) over 15V signal input
- "ON" resistance flat over peak-to-peak signal range
- High "ON"/"OFF" 65 dB (typ.) output voltage ratio @ f<sub>is</sub> = 10 kHz, R<sub>L</sub> = 10 k\Omega
- High degree linearity 0.1% distortion (typ.) High degree linearity @  $f_{is} = 1 \text{ kHz}, V_{is} = 5V_{p-p}$

November 1983 Revised December 1998

High degree linearity  $~V_{DD} - V_{SS}$  = 10V,  $R_L$  = 10  $k\Omega$ 

- Extremely low "OFF" 0.1 nA (typ.)
- switch leakage: @  $V_{DD} {-} V_{SS}$  = 10V,  $T_A$  = 25°C
- Extremely high control input impedance  $10^{12}\Omega(typ.)$
- Low crosstalk –50 dB (typ.) between switches  $~@~f_{is}$  = 0.9 MHz, R  $_L$  = 1  $k\Omega$
- Frequency response, switch "ON" 40 MHz (typ.)


#### Applications


- Analog signal switching/multiplexing
  - Signal gating
  - Squelch control
  - Chopper
  - Modulator/Demodulator
  - Commutating switch
- Digital signal switching/multiplexing
- · CMOS logic implementation
- · Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal-gain


#### **Ordering Code:**

Order Number	Package Number	Package Description
CD4066BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
CD4066BCJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4066BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available	in Tape and Reel Specify	by appending suffix letter "X" to the ordering code

#### **Connection Diagram**







DS005665.prf © 1999 Fairchild Semiconductor Corporation

**CD4066BC** 

## Absolute Maximum Ratings (Note 1)

 $\begin{array}{ll} \mbox{(Note 2)} & & -0.5 \mbox{V to } +18 \mbox{V} \\ \mbox{Input Voltage (V_{DD})} & -0.5 \mbox{V to } +18 \mbox{V} \\ \mbox{Input Voltage (V_{IN})} & -0.5 \mbox{V to } \mbox{V}_{CC} + 0.5 \mbox{V} \\ \mbox{Storage Temperature Range (T_S)} & -65^\circ \mbox{C to } +150^\circ \mbox{C} \\ \mbox{Power Dissipation (P_D)} & & \\ \mbox{Dual-In-Line} & 700 \mbox{ mW} \\ \mbox{Small Outline} & 500 \mbox{ mW} \\ \mbox{Lead Temperature (T_L)} \\ \mbox{(Soldering, 10 seconds)} & 300^\circ \mbox{C} \end{array}$ 

## Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>DD</sub> )	3V to 15V
Input Voltage (V <sub>IN</sub> )	0V to V <sub>DD</sub>
Operating Temperature Range (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V<sub>SS</sub> = 0V unless otherwise specified.

#### DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-4	0°C		+25°C		+85°C		Units
Symbol	Falameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$		1.0		0.01	1.0		7.5	μA
		$V_{DD} = 10V$		2.0		0.01	2.0		15	μA
		$V_{DD} = 15V$		4.0		0.01	4.0		30	μA
SIGNAL	INPUTS AND OUTPUTS									
R <sub>ON</sub>	"ON" Resistance	$R_L = 10 \text{ k}\Omega \text{ to } (V_{DD} - V_{SS}/2)$								
		$V_{C} = V_{DD}$ , $V_{SS}$ to $V_{DD}$								
		$V_{DD} = 5V$		850		270	1050		1200	Ω
		$V_{DD} = 10V$		330		120	400		520	Ω
		$V_{DD} = 15V$		210		80	240		300	Ω
∆R <sub>ON</sub>	∆"ON" Resistance Between	$R_L = 10 \text{ k}\Omega \text{ to } (V_{DD} - V_{SS}/2)$								
	Any 2 of 4 Switches	$V_{CC} = V_{DD}, V_{IS} = V_{SS}$ to $V_{DD}$								
		$V_{DD} = 10V$				10				Ω
		$V_{DD} = 15V$				5				Ω
I <sub>IS</sub>	Input or Output Leakage	$V_{C} = 0$		±50		±0.1	±50		±200	nA
	Switch "OFF"									
CONTRO	DL INPUTS									
V <sub>ILC</sub>	LOW Level Input	$V_{IS} = V_{SS}$ and $V_{DD}$								
	Voltage	$V_{OS} = V_{DD}$ and $V_{SS}$								
		$I_{IS} = \pm 10 \mu A$								
		$V_{DD} = 5V$		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V$		4.0		6.75	4.0		4.0	V
VIHC	HIGH Level Input	$V_{DD} = 5V$	3.5		3.5	2.75		3.5		V
	Voltage	V <sub>DD</sub> = 10V (Note 7)	7.0		7.0	5.5		7.0		V
1		$V_{DD} = 15V$	11.0		11.0	8.25		11.0		V
IIN	Input Current	$V_{DD}-V_{SS} = 15V$		± 0.3		± 10 <sup>-5</sup>	± 0.3		± 1.0	μA
		V <sub>DD</sub> ≥V <sub>IS</sub> ≥V <sub>SS</sub>								
		V <sub>DD</sub> ≥V <sub>C</sub> ≥V <sub>SS</sub>								

	C, $t_r = t_f = 20$ ns and $V_{SS} = 0V$ unle			-		
Symbol	Parameter Propagation Delay Time Signal	Conditions $V_{C} = V_{DD}, C_{I} = 50 \text{ pF}, (Figure 1)$	Min	Тур	Max	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	1 0 5 0	0 55 2 1 1 2 1				
	Input to Signal Output	$R_{L} = 200k$		05		
		$V_{DD} = 5V$		25	55	ns
		$V_{DD} = 10V$		15	35	ns
		$V_{DD} = 15V$		10	25	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Propagation Delay Time	$R_L = 1.0 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$ , (Figure 2, Figure 3)			105	
	Control Input to Signal	$V_{DD} = 5V$			125	ns
	Output High Impedance to	$V_{DD} = 10V$			60	ns
	Logical Level	V <sub>DD</sub> = 15V			50	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Propagation Delay Time	$R_L = 1.0 \text{ k}\Omega, C_L = 50 \text{ pF}, \text{(Figure 2, Figure 3)}$			105	
	Control Input to Signal	$V_{DD} = 5V$			125	ns
	Output Logical Level to	$V_{DD} = 10V$			60	ns
	High Impedance	$V_{DD} = 15V$			50	ns
	Sine Wave Distortion	$V_{C} = V_{DD} = 5V, V_{SS} = -5V$		0.1		%
		$R_L = 10 \text{ k}\Omega$ , $V_{IS} = 5V_{p-p}$ , f= 1 kHz, (Figure 4)				
	Frequency Response-Switch	$V_{C} = V_{DD} = 5V, V_{SS} = -5V,$		40		MHz
	"ON" (Frequency at -3 dB)	$R_L = 1 \ k\Omega, \ V_{IS} = 5 V_{p\text{-}p}, \label{eq:RL}$				
		20 Log <sub>10</sub> V <sub>OS</sub> /V <sub>OS</sub> (1 kHz)–dB,				
		(Figure 4)				
	Feedthrough — Switch "OFF"	$V_{DD} = 5.0V, V_{CC} = V_{SS} = -5.0V,$		1.25		
	(Frequency at –50 dB)	$R_L = 1 \text{ k}\Omega, \text{ V}_{IS} = 5.0 \text{ V}_{p-p}, 20 \text{ Log}_{10},$				
		$V_{OS}/V_{IS} = -50 \text{ dB}$ , (Figure 4)				
	Crosstalk Between Any Two	$V_{DD} = V_{C(A)} = 5.0V; V_{SS} = V_{C(B)} = 5.0V,$		0.9		MHz
	Switches (Frequency at –50 dB)	$R_{L} 1 k\Omega, V_{IS(A)} = 5.0 V_{p-p}, 20 Log_{10},$				
		$V_{OS(B)}/V_{IS(A)} = -50 \text{ dB} \text{ (Figure 5)}$				
	Crosstalk; Control Input to	$V_{DD} = 10V, R_{L} = 10 \text{ k}\Omega, R_{IN} = 1.0 \text{ k}\Omega,$		150		mV <sub>p-p</sub>
	Signal Output	$V_{CC} = 10V$ Square Wave, $C_L = 50 \text{ pF}$				<u>р</u> р
	<b>.</b>	(Figure 6)				
	Maximum Control Input	$R_1 = 1.0 \text{ k}\Omega, C_1 = 50 \text{ pF}, \text{(Figure 7)}$				
		$V_{OS(f)} = \frac{1}{2} V_{OS}(1.0 \text{ kHz})$				
		$V_{DD} = 5.0V$		6.0		MHz
		$V_{DD} = 10V$		8.0		MHz
		$V_{DD} = 15V$		8.5		MHz
CIS	Signal Input Capacitance	- · ·		8.0		pF
C <sub>OS</sub>	Signal Output Capacitance	V <sub>DD</sub> = 10V		8.0		pF
C <sub>IOS</sub>	Feedthrough Capacitance	$V_{\rm C} = 0V$		0.5		pF
C <sub>IN</sub>	Control Input Capacitance			5.0	7.5	pF


Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: These devices should not be connected to circuits with the power "ON".

Note 5: In all cases, there is approximately 5 pF of probe and jig capacitance in the output; however, this capacitance is included in C<sub>L</sub> wherever it is specified.

Note 6:  $V_{IS}$  is the voltage at the in/out pin and  $V_{OS}$  is the voltage at the out/in pin.  $V_C$  is the voltage at the control input.

Note 7: Conditions for V<sub>IHC</sub>: a) V<sub>IS</sub> = V<sub>DD</sub>, I<sub>OS</sub> = standard B series I<sub>OH</sub> b) V<sub>IS</sub> = 0V, I<sub>OL</sub> = standard B series I<sub>OL</sub>.




#### **Special Considerations**

In applications where separate power sources are used to drive  $V_{DD}$  and the signal input, the  $V_{DD}$  current capability should exceed  $V_{DD}/R_L$  ( $R_L$  = effective external load of the 4 CD4066BC bilateral switches). This provision avoids any permanent current flow or clamp action of the  $V_{DD}$  supply when power is applied or removed from CD4066BC.


In certain applications, the external load-resistor current may include both  $V_{\text{DD}}$  and signal-line components. To


avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 4, 8 or 11, the voltage drop across the bidirectional switch must not exceed 0.6V at T<sub>A</sub> $\leq$  25°C, or 0.4V at T<sub>A</sub>> 25°C (calculated from R<sub>ON</sub> values shown).


No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into terminals 2, 3, 9 or 10.



# **CD4066BC**







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.