

OVERVIEW

The PLL0305A is a PLL synthesizer LSI fabricated using NPC's original molybdenum-gate CMOS technology. The input frequency divider ratio can be set by externally inputting serial data. The reference frequency divider ratio can be selected from 8 choices stored in the built-in ROM.

FEATURES


- 30 MHz (5 V, Fin)
- 15 MHz
- Reference frequency divider ratios 16, 512, 1024, 2048,
 - 3668, 4096, 6144, 8192 ivider


(5 V, XIN)

- Input frequency divider ratios 5 to 16383
- Lock detector pin
- · Can be used with active or passive filters

APPLICATIONS

- Scanning receivers
- Amateur radios
- Radios
- Other
- BLOCK DIAGRAM





■ PIN DESCRIPTION

NAME (No.)	DESCRIPTION					NAME (No.)	DESCRIPTION			
RA0 (18) RA1 (1) RA2 (2)	Input pins used to select the reference frequency divider ratio from the table.	RA2 0 0 0 1 1 1 1 1	RA1 0 1 1 0 0 1 1 1	RA0 0 1 0 1 0 1 0 1	Divider ratio 16 512 1024 2048 3668 4096 6144 8192	CLOCK (10) DATA (11)	Shift register data and clock input. Data shifts by 1 bit when CLOCK changes from "L" to "H". The shift register configuration is shown below. Make the input data format coincide with the shift register configuration. Input frequency divider ratio			
ØV (3) ØR (4) PDP (6) PDA (13)	Outputs for a lowpass filter. PDP and PDA are single-ended, tristate outputs. Connect the filter in use to the corresponding output pin. PDp passive filter PDA active filter $\emptyset V, \emptyset R$ differential filter					ENABLE (12) TEST (14)	Shift direction 			
VDD (5) Vss	Power supply 4.5 to 5.5 V Ground					REF оит (15)	Buffered reference oscillator (XIN, XOUT) output. Recommend to connect a load to this pin for stable oscillation.			
(7) LD (8)	Unlock detection. When unlocked, it is "L." When locked, it is "H." Input frequency divider (N COUNTER) input. Internal feedback resistor for AC coupling.				, it is "L."	Хоит (16) Хім (17)	Pin for a quartz crystal oscillator. Internal feedback resistor is provided for AC coupling. Input an external clock to the XIN pin via a capacitor.			
Fin (9)										

PHASE DETECTOR TIMING CHART

LOWPASS FILTER




	CHART
Input	frequency divider data setting
CLOCK	
ENABLE	ΛΛ
LATCH	OLD DATA NEW DATA
DATA	MSB D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 LSB MSB D2 D3 D4 D5
 Data is CLOCI While the second se	ata MSB first. input on the rising edge of CLOCK, so it is necessary to change data on the falling edge of K. the ENABLE signal is "H", data is transferred from the shift register to the input frequency 's latch. Therefore, ENABLE must go "L" while data is being written into the shift register.
CLOCK	
DATA _	MSB LSB
ENABLE -	ſ
1 _{ST} S.R	MSB
2 _{ND} S.R	
3 _{RD} S.R	
4 _{TH} S.R	
5 _{TH} S.R	D5 D4 D3 D2 MSB
6 _{TH} S.R	D6 D5 D4 D3 D2 MSB
7 _{TH} S.R	D7 D6 D5 D4 D3 D2 MSB
8 _{TH} S.R	
9 _{TH} S.R	D9 D8 D7 D6 D5 D4 D3 D2 MSB
10 _{TH} S.R	DIO D9 D8 D7 D6 D5 D4 D3 D2 MSB
11 _{TH} S.R	D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 MSB
12 _{TH} S.R	D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 MSB
13 _{TH} S.R	D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 MSB
14 _{TH} S.R	LSB D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 MSB
LATCH	OLD DATA XNEW DATA

(c) the end of the second s

.

■ ABSOLUTE MAXIMUM RATINGS

2.5			
ITEM	SYMBOL	RATING	UNIT
Supply voltage	VDD-VSS	-0.3 to +7.0	<u>v</u>
Input voltage	Vin	Vss-30 toVpp+0.3	<u> </u>
Operating temperature	TOPR	-30 to +80	°C
Storage temperature	Tstg	-40 to +125	°C
Soldering temperature	TSLD	260±5	°C
Soldering time	tsLD	10	Sec

Setup time, hold time

ELECTRICAL CHARACTERISTICS

$V_{SS} = 0V$, $V_{DD} = 4.5$ to 5.5V, Ta = -30 to +80 °C

ITEM			CONDITIONS	LIMITS			UNIT	REMARKS
		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	KEWIAKKS
Supply voltage		Vdd		4.5		5.5	v	
Current consumption		Idd	FIN=sine wave 30MHz 500mV _{P-P} XIN=sine wave 15MHz 1V _{P-P}		4.0	8.0	mA	* Output pin open
Maximum operating frequency 1		FMAXI	FIN=sine wave 500mVp.p	30	50		MHz	Fin
Maximum operating frequency 2		Fmax2	X _{IN} =sine wave 1V _P -p	15	50		MHz	Xin
Input voltage		VINAC	FIN=AC coupling	0.5		V DD-0.5	v	Fin
			XIN=AC coupling	1.0		VDD-0.5	}	Xin
Input voltage		Vін		VDD-0.3		VDD	v	RA0 to RA2DAT, CLK, LE
		VIL		0		0.5		
Input current 1		Ііні	ViHi=VDD			15	μA	FIN, XIN
		InLi	VILI=0V			15		
Input current 2		I11.2	Vil_2=0V			30	μΑ	ENABLE
Input current 3		Іінз	VIH3=VDD Ta=25°C		0.001	0.1	μΑ	RA0 to RA2
		IIL3	ViL3=0V Ta=25°C		0.001	0.1		DAT, CLK
Output current		Іон	VoH=VDD-0.4V	0.4			μA	øV, øR, PDp
PDA, REFOUT		IOL	Vol=0.4V	0.4				PDA, REFOUT
Output leak current		ILH	VLH=VDD Ta=25°C		0.001	0.1	μA	PDp
		Іц	VLL=0V Ta=25°C		0.001	0.1		PDA
Setup	$DAT \rightarrow CLK$	tsui		300			ns	Fig. 1
time	$CLK \rightarrow LE$	tsu2		300			<u> </u>	1
Hold time	$CLK \rightarrow DAT$	tн		300			ns	