## Low-cost bias circuits serve HF and VHF bands

## Richard M Kurzrok, RMK Consultants, Queens Village, NY

BIAS CIRCUITS ARE passive networks that you use to apply dc excitation to various active circuits. The monitor tee, which is also known as the bias tee, has been commercially available for more than 40 years at microwave frequencies. The original products provide useful frequency ranges of two to one through five to one. More recent cost-effective bias tees cover 0.1 MHz to more than 4 GHz . Other designs are available that extend well into higher microwavefrequency bands (Reference 1). Another bias circuit is the bias-passing attenuator, which is also commercially available at microwave frequencies.

You can realize simple bias circuits at HF and VHF frequencies with minimal engineering and at much lower cost than those that must operate at microwave frequencies. You can obtain usable performance over a frequency range exceeding two decades. You can optimize the cost of these bias circuits by integrating them into subsystems and systems using surface-mount fabrication.

The monitor tee is a three-port network (Figure 1). One inline port handles
Low-cost bias circuits serveHF and VHF bands179
ADC controls multiplestepper motors180
PC's BIOS interrupt drives
twin stepper motors. ..... 184
Low-error platinum RTD circuit has shutdown capability. ..... 186
Software provides three-priority-level interrupt for 8051188
Circuit samples derivativeof a waveform .190
both dc and RF. The second inline port handles only RF. The shunt port passes only dc. With values of


With $L$ and $C$ values of 1 mH and $0.1 \mu \mathrm{~F}$, respectively, this monitor-tee network exhibits a measured insertion loss of 0.5 to $\mathbf{1 0 0} \mathbf{M H z}$ for inline transmission of less than 0.2 dB in a $50 \Omega$ test setup.

Other bias-passing circuits include lowpass, high- $\qquad$
Figure 2 $\mathrm{L}=1 \mathrm{mH}$ and $\mathrm{C}=0.1 \mu \mathrm{~F}$, the measured insertion loss from 0.5 to 100 MHz for inline transmission is less than 0.2 dB in a $50 \Omega$ test setup. The shunt port terminates in $50 \Omega$.

The bias passing attenuator is a twoport network containing a fixed pad attenuator, input and output dc blocking capacitors, and a bridging RF choke (Figure 2). The values for $L, C_{1}, C_{2}$, and $R_{1}$ to $\mathrm{R}_{3}$ in the figure create a nominally $6-\mathrm{dB}$ attenuator. From 0.5 to 100 MHz , measured insertion loss is $6 \pm 0.5 \mathrm{~dB}$ in a $50 \Omega$ test setup. pass, and bandpass filters. The LC lowpass filter has inherent biaspassing capability via the cascaded series inductors. The LC highpass filter needs additional circuit elements for bias passing. Sometimes, this bias-passing circuit substantially degrades the stopband selectivity of the highpass filter. You can design the LC bandpass filter
for bias passing using coupled shunt resonators. The filter input and output couplings must all be inductive. Also, the shunt inductors of the individual resonators must be floating with series RF bypass capacitors for ground returns.

## Reference

1. Andrews, JR, "Broadband Coaxial Bias Tees," Application Note AN-1d, Pi-

## ADC controls multiple stepper motors

K Suresh, Indira Gandhi Centre for Atomic Research, Kalpakkam, India

TYPICAL STEPPER-MOTOR control circuits use either logic gates and flipflops or shift registers to generate the proper sequences of binary codes that produce bidirectional stepper-motor movement. A conventional stepper-mo-tor-control circuit uses a square-wave generator, a sequence generator, or a shift register and current translators to control one stepper motor apart from the logic circuit necessary for producing a known and valid binary code at start-up. When you need to control more than one stepper motor, as is the case of 2- and 3-D po-
sition control, the conventional type of control circuit becomes voluminous, complicated, and expensive due to the increased number of identical stages, the increased power dissipation, and the larger pc board.

Figure 1 shows a multiple-stepper-motor-control circuit that uses an ADC to control multiple stepper motors. The heart of this stepper-control circuit is an 8-bit, successive-approximation type ADC, ( $\mathrm{IC}_{1}$ ), whose 8-bit output forms two nibbles: LNIBBLE, $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$, and UNIBBLE, $\mathrm{D}_{4}$ to $\mathrm{D}_{7}$. Each of these two
nibbles carries valid 4-bit binary codes and drives the stepper-motor coils through a corresponding quad latch, $\mathrm{IC}_{2}$ and $\mathrm{IC}_{3}$, and buffer, $\mathrm{IC}_{4}$ and $\mathrm{IC}_{5}$. A set of four discrete analog voltages of 0 to 1 V at $V_{\text {IN } 1}$ in the proper sequence control the stepper motor, $\mathrm{SM}_{1}$, and another set of discrete analog voltages of 1 to 10 V control stepper motor $\mathrm{SM}_{2}$. A timing waveform at the MOVE input controls the start and end of each A/D conversion. The $\overline{\mathrm{DR}}$ output of the ADC and AND gates in $\mathrm{IC}_{6}$ generate enable signals to latch the ADC output nibbles to the

## Figure 1



A simple and inexpensive ADC controls multiple stepper motors.
buffers. The SELECT input determines the selected stepper motor. A logic 1 at the SELECT input enables $\mathrm{IC}_{6 \mathrm{~A}}$ and closes $S_{1}$, and the ADC's LNIBBLE latches in $\mathrm{IC}_{2}$ to drive $\mathrm{SM}_{1}$. A logic 0 at the SELECT input enables $\mathrm{IC}_{6 \mathrm{~B}}$ and closes switch $\mathrm{S}_{2}$, and the UNIBBLE latches in $\mathrm{IC}_{3}$ to drive $\mathrm{SM}_{2}$.

Tables 1 and 2 list the discrete analog voltages you must apply to the circuit in sequence and the corresponding valid ADC-generated codes. Figure 2 shows the necessary timing waveforms for the stepper-control process. Initially, the MOVE input is at logic 1 , which keeps the ADC in lowpower mode and the ADC output in an open state so that both the motors are on hold. Next, you select $\mathrm{SM}_{1}$ or $\mathrm{SM}_{2}$ by applying a logic 1 or 0 at SELECT, and you apply any one of the four discrete analog voltages to the ADC. Then, pulling

## TABLE 1-SM1 CONTROL VOLTAGES

| Voltage to $\mathrm{V}_{\text {IN }}$ \} | ADC-generated LNIBBLE |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ( $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$ ) | D | $\mathrm{D}_{3}$ | D ${ }_{1}$ | D |
| 0.118 V | 0 | 0 | 1 | 1 |
| 0.352V | 1 | 0 | 0 | 1 |
| 0.469V | 1 | 1 | 0 | 0 |
| 0.235V | 0 | 1 | 1 | 0 |
| Notes: |  |  |  |  |
| SELECT=logic 1 |  |  |  |  |
| $\mathrm{IC}_{6 \text { A }}$ enabled |  |  |  |  |
| $\mathrm{S}_{1}$ closed |  |  |  |  |
| IC ${ }_{2}$ enabled |  |  |  |  |

## TABLE 2-SM ${ }_{2}$ CONTROL VOLTAGES

| Voltage to $V_{\text {INi }}$ | ADC-generated UNIBBLE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| $\left(V_{\text {REF }}=10 \mathrm{~V}\right)$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ |
| 1.875 V | 0 | 0 | 1 | 1 |
| 5.625 V | 1 | 0 | 0 | 1 |
| 7.500 V | 1 | 1 | 0 | 0 |
| 3.750 V | 0 | 1 | 1 | 0 |

## Notes:

## SELECT=logic 0

IC $_{6 \mathrm{~B}}$ enabled
$S_{2}$ closed
$I_{3}$ enabled
verse the sequence of applied voltages.

The circuit in Figure 1 is one way of using an ADC to control multiple stepper motors, and you can modify the circuit to suit individual requirements. Any low-cost, low-speed ADC is suitable for this circuit because the minimum time between application of successive codes, which the LR characteristics of the stepper-motor coils determine, is usually on the order of tens of microseconds. Because each motor uses only 4 bits of the ADC output, an 8-bit ADC can control two stepper motors. You can extend this concept to control three stepper motors using a 12-bit, lowspeed ADC. You can apply the analog voltage to the ADC either through an analog multiplexer and a 2-bit up/down counter or through a DAC.

MOVE to logic 0 initiates a conversion. After approximately $42 \mu \mathrm{sec}$, the ADC generates a valid binary code, which the $\overline{\mathrm{DR}}$ output of the ADC latches to the latch. The corresponding motor coils receive power according to the generated binary code through the buffer that the SELECT input enables. The

MOVE input then returns back to logic 1. In this way, the circuit generates the successive valid codes by reading the corresponding analog voltages in a sequence, each time performing the A/D conversion. To rotate the selected motor in the opposite direction, you simply re-

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

Figure 2


Timing waveforms show the MOVE input's control of the ADC output.

# PC's BIOS interrupt drives twin stepper motors 

## J Jayapandian, Indira Gandhi Centre for Atomic Research, Kalpakkam, India

ASimple and low-cost de-
sign achieves a twin stepper drive using

Figure 1
a PC's special BIOS interrupt, INT1Ch, through the PC's parallel port (Figure 1). Turbo C control software programs the parallel port for the task of independently running two stepper motors. Users can write the appropriate control software for the required movement of two independent steppers. Listing 1 is simple program to run the twin steppers in full step-clockwise mode. You can download Listing 1 from EDN's Web site, www.edn mag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea \#2590. This program can run the steppers independently through the PC's LPT2 port using a handler routine for the interrupt INT1Ch.

Figure 1 shows a block diagram of the required hardware, which the INT1ChPC's LPT2 port.


A block diagram shows the control of two stepper motors through the
handler routine can activate according to user requirements. The variable "TICK$E R$ " in the handler routine recognizes the
occurrence of INT1Ch. For every occurrence of INT1Ch and thus every occurrence of TICKER, the handler routine writes the DATA necessary for the sequential step to move the stepper clockwise or counter-clockwise to the PC's LPT2 port. Every occurrence of TICKER causes the routine to go through the stepper cycle. The routine sends all the sequential DATA that the routine's SWITCH operator selects to the LPT2 port.

Full-step clockwise movement of the stepper requires four steps for the stepper coil using the following data: $1100,0110,0011$, and 1001. The corresponding data in hex code are $0 \mathrm{x} 0 \mathrm{C}, 0 \mathrm{x} 06$, $0 x 03$, and $0 x 09$, respectively, for a single stepper. For a twin stepper, the sequentialdata pattern is $0 \mathrm{xCC}, 0 \mathrm{x} 66,0 \times 33$, and $0 x 99$, respectively. The first 4 bits (least significant bits) in the 8-bit data control

## LISTING I-STEPPER-MOTOR-CONTROL PROGRAM

```
#include <stdio.h>
include <conio.h>
#include <dos.h>
#define OUT PORT 0X378 /* Out port address of LPT2 */
#define CTRL_PORT 0X37A /* Control port address of LPT2 */
#define INTRTIMER 0x1C /* BIOS Timer (INT 1CH)Interrupt */
|------------------------------------------------------------------------------
*--------------------------GLOBAL VARS
```

$\qquad$

``` .-*/
static int TICKER;
static int DATA;
void interrupt (*timerhandler)();
void interrupt STEPPERHANDLER(),
*---------------------.----Handler routine for INT 1C-----..--.....--*/
void interrupt STEPPERHANDL---------------Nander routu
{
    disable();
    switch(TICKER % 16) /* Reminder in No. of TICKER divide by 16 sets four cases for setting four DATA type. This method of TICKER Processing sets the ON time of the stepper of 220 milli seconds. For various ON time tuning this division factor is to be changed and the corresponding reminder is to be included in the case field. */
    {
    case 0: DATA = 0xCC; break; /* First step for clockwise full step i.e., 1 100*/
    case 4: DATA = 0\times66; break;/* Second step for clockwise full step i.e., 0110*/
    case 8: DATA = 0x33; break;/* Third step for clockwise full step i.e, 0011 */
    case 12: DATA = 0x99; break; /* Fourth step for clockwise full step i.e., 1001*;
    }
    outportb(OUT PORT,DATA)
    ++TICKER;
    enable();
```

```
}/* END OF STEPPERHANDLER */
void INSTALLSTEPPERHANDLER()
{
    disable();
    timerhandler = getvect(INTRTIMER);
    setvect(INTRTIMER,STEPPERHANDLER);
    enable();
}
void CLEARSTEPPERHANDLER()
{
    disable();
    setvect(INTRTIMER,timerhandler);
    enable();
}
void main(void)
{
    clrscr();
    outportb(CTRL PORT,0x01);
    INSTALLSTEPPERHANDLER(),
    while (TICKER <=100) /* This loop is only to test whether the Sequential
        DATA is properly sent to LPT2 port. This can be
        removed in the original program*/
    printf("TICKER No: %d Value %X sent to port number %xin", TICKER,
                                    DATA,OUT_PORT);
    CLEARSTEPPERHANDLER(;
    return;
}
```

the first stepper, and the second nibble (most significant bits) control the second stepper. You can properly assign the least significant bits and most significant bits in the data field independently for the different mode of rotation of the steppers.

The handler routine shows identical movement for both steppers, and thus the data pattern for the least significant
bits and most significant bits are the same. This sample program writes the variable "DATA" necessary for the step movement of the stepper once for four occurrences of INT1Ch. Because INT1Ch occurs once in 55 msec , the delay is 220 msec . Hence, the on-time of the stepper is fixed at 220 msec . To vary the ontime of the stepper, you can write the handler routine accordingly to change
the necessary interrupt occurrences between writing new data for the stepper.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

## Low-error platinum RTD circuit has shutdown capability

## Reza Moghimi, Analog Devices, Santa Clara, CA

Resistor-temperature detectors (RTDs), are the most stable and popular temperature sensors. Platinum RTDs allow for a much wider range
of temperatures than silicon-based sensors. In many cases, platinum RTDs sit far from the measurement circuitry, which adds a great deal of error into the meas-
urement system. The circuit in Figure 1 eliminates error by using a general-purpose amplifier and Kelvin-connected voltage references. The circuit also allows

## Figure 1



A general-purpose amplifier in IC, Kelvin-connected voltage references, and platinum RTDs enable this circuit to accurately detect temperatures of -200 to $+400^{\circ} \mathrm{C}$.
for single-supply operation and can detect temperatures of -200 to $+400^{\circ} \mathrm{C}$ with an output-voltage-scaling factor (sensitivity) of $5 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. To reduce errors due to self-heating, the circuit uses the largest RTD-value, in this case $1 \mathrm{k} \Omega$ that results in an acceptable response time. The larger the RTD, the longer the response time.
$\mathrm{IC}_{1}$ provides excitation and signal conditioning for the RTD, and internal current sources provide a matching excitation of 1 mA to the platinum RTD and reference resistor, $\mathrm{R}_{\mathrm{REF}}$. The instrumentation amplifier compares the voltage drop across the platinum RTD to the drop across $\mathrm{R}_{\text {REF }}$ and provides an amplified output signal that is proportional to temperature.

The lead resistance of wires connecting the RTD and $\mathrm{R}_{\text {REF }}$ can add inaccuracy to the temperature measurement. Voltage reference $\mathrm{IC}_{2}$ creates a pseudo
ground for $\mathrm{IC}_{1}$ to overcome this inaccuracy. $\mathrm{IC}_{2}$ has good temperature stability and low noise and can provide 5 mA of drive current. $\mathrm{IC}_{2}$ also has a sense pin for sensing the drop on the line and compensating for the drop. Thus, the circuit provides stable and identical voltages at the bottom of the platinum RTD and $\mathrm{R}_{\text {REF. }}$. The circuit also buffers this voltage using the internal amplifier of $\mathrm{IC}_{1}$. A 1$\mathrm{k} \Omega$ resistor in parallel with a $1-\mu \mathrm{F}$ capacitor at the output of $\mathrm{IC}_{2}$ provides a path for the current to flow to ground.
$\mathrm{IC}_{3}$ makes it possible for the $\mu \mathrm{C}$ to address the platinum RTD. The circuit in Figure 1 can accommodate four platinum RTDs, but you can increase this number by using other differential multiplexers. $\mathrm{IC}_{3}$ 's low on-resistance match between channels of $0.4 \Omega$ does not introduce large errors into the system.

Another feature of this circuit is that it allows a programmer to put the circuit
into shutdown mode. Initiating shutdown disables the enable pin of $\mathrm{IC}_{3}$ so that none of the switch pairs are on. Also, $\mathrm{IC}_{1}$ and $\mathrm{IC}_{2}$ shut-down to conserve power.

The tracking of the current sources of $\mathrm{IC}_{1}$ is $2 \mu \mathrm{~A}$, and, as stated, the matching on-resistance of $\mathrm{IC}_{3}$ is $0.4 \Omega$. Thus, the worst-case mismatch resulting from the current sources and switches is $0.4 \Omega \times 2$ $\mu \mathrm{A}=0.8 \mu \mathrm{~V}$. If higher precision matching among current sources is necessary, you can connect a $50-\mathrm{k} \Omega$ potentiometer between the NULL-A and NULL-B pins and connect the center tap of the potentiometer to 5 V .

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

# Software provides three-priority-level interrupt for 8051 

## Deng Yong, Department of Instrumentation Engineering, Shanghai Jiaotong University, Shanghai, China

BY USING A PSEUdo-RETI instruction, the program in Listing 1 provides an $8051 \mu \mathrm{C}$ with a three-lev-
el-priority interrupt system. Among the three interrupt sources in the listing, External Request 0 (INT0) has the highest
priority, and Internal Time/Counter 0 (IT0) has the lowest priority. The IT0 in-terrupt-service routine, before the pseu-

## LISTING 1-THREE-PRIORITY-LEVEL INTERRUPT



## ${ }^{\text {design }}$ ideas

do-RETI instruction, pushes the address of the first instruction behind the pseu-do-RETI instruction onto the stack. The code clears the internal nonaddressable flip-flop of IT0 to acknowledge a higher interrupt after the pseudo-RETI instruction executes, and the IT0 interrupt-serv-
ice routine continuously executes until the RETI instruction. You can download the listing from EDN's Web site, www. ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea \#2589.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

## Circuit samples derivative of a waveform

## Joaquin Garcia and Jose Carrasco, Universidad Miguel Hernandez, Elche, Spain

Basic derivative (differentiating) circuits use a lowpass filter or an active operational-ampli-
fier implementation. These circuits need a large-value capacitor when differentiating a slowly varying signal. Moreover, the circuits are not useful for nonperiodic waveforms. The circuit in Figure 1 offers a simple way of differentiating a waveform, even if it changes slowly or is nonperiodic. The circuit uses an AD781 sample/hold circuit and a subtracting circuit. By sampling the value of the input waveform at a given instant and then subtracting it from itself, op amp $\mathrm{IC}_{2}$ produces a voltage proportional to the rate of change of the original waveform and to the duration of the hold time (the time the sample/hold input is held low). You can use a $\mu \mathrm{C}$ to transform the circuit's output to the derivative or use the output as is. IC ${ }_{1}$ simplifies the subtraction operation and compensates the voltage shift of the sample/hold circuit during its sampling period. Figure 2 shows a sinusoidal voltage and its derivative at the hold instants. Note that the sign of the derivative is inverted. To optimize the circuit, you should adjust the gain of the $\mathrm{IC}_{2}$ subtraction circuit as a function of the input frequency.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.


This circuit differentiates slowly varying signals without the need for large capacitors.

Figure 2
gure 2


At the hold instants of the circuit in Figure 1 , the circuit produces the inverted derivative of the input waveform.

