Edited by Bill Travis and Anne Watson Swager

## Circuit gang-programs EEPROMs over I<sup>2</sup>C bus

<sup>gn</sup>ideas

Denisa Stefan, Catalyst Semiconductor, Sunnyvale, CA

OU USE THE FULLY controlled circuit in Figure 1 to parallel-program two-wire serial EE-PROMs via the I<sup>2</sup>C bus. Gang programmers must address all memory devices during a write operation. To verify the memory contents, however, the system must address only one memory at a time during read operations. Therefore, the system in Figure 1 addresses the memory devices either in parallel or one at a time. Information transfer between devices connected to the I2C bus system requires a SDA (serial-data) and SCL (serial-clock) signals. A device connected to the bus can operate as a transmitter or a receiver. A master device initiates a data transfer on the bus, generates clock signals, and terminates the transfer. The master addresses a slave device. To connect devices on an I<sup>2</sup>C multimaster bus, the SDA and SCL lines must be bidirectional and must connect to a positive supply voltage through pullup resistors.

In I<sup>2</sup>C-bus addressing, the first byte after a Start condition determines the slave that the master selects. A slave address is seven bits long and usually comprises a

Circuit gang-programs EEPROMs over PC bus	73
LFSR provides encryption	74
Resistor network extends Schmitt trigger's reach	
Routine yields fast bit reversing for DSP algorithms	78
A 4- to 20-mA loop needs no external power source	80



An I<sup>2</sup>C expander and analog switches provide gang programming and serial read access for multiple EEPROMs.

fixed part and a programmable part. The eighth bit, or LSB, determines the direction of the transfer, either read or write. The programmable part of the slave's address allows you to connect the maximum possible number of identical devices to the I<sup>2</sup>C bus. This number depends on the number of address-input pins the I<sup>2</sup>C device has. In Figure 1, the serial-data line, SDA, connects to each CAT24WC16 EEPROM via bidirectional Maxim (www.maxim-ic.com) MAX-352 quad SPST analog switches. The switches derive their control from a 16bit Philips (www.semiconductors. philips.com) PCF8575 I/O expander for the I<sup>2</sup>C bus. The clock line, SCL, connects to all memory devices. For driving the large capacitive loads required, a Philips 82B715 I<sup>2</sup>C-bus extender serves as a buffer. The software sequence for parallel writing to all memory devices is to set the port pins by writing to the PCF8575 to command closing all switches and then send an I<sup>2</sup>C-bus command to write to the CAT24WC16 EEPROMs.

The software flow for reading the contents of one memory device is to set the port pins by writing to the PCF8575 to close the switch associated with the memory to read, set all the other switches to open, and then send an I<sup>2</sup>C command to read the selected CAT24WC16 EEPROM.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.



## **LFSR** provides encryption

Antonella Di Lillo and Giovanni Motta, Brandeis University, Waltham, MA

FSRs (linear-feedback shift registers) find extensive use in cryptography. For example, the cryptographic algorithms in the GSM (Global System for Mobile communications) mo-



bile-phone system rely on the use of LFSRs. An LFSR comprises a register containing a sequence of bits and a feedback function. In general, this function is an XOR (exclusive-OR) operation on certain bits in the register. The list of these bits is a "tap sequence." You use an

A linear-feedback shift register, combined with an XOR operation, is ideal for encryption.

LFSR to generate a pseudorandom sequence of bits that undergo an XOR op-

```
LISTING 1–LFSR ENCRYPTION AND DECRYPTION
// Usage: LSFR <Key>
   Key is a non-zero 32 bit integer
11
// Alternative taps : 0xBF75CC1F, 0xC679E105,
11
      0x844EC703, 0xBE4F7253, 0xDF3B0B11,...
#include <stdio.h>
#include <time.h>
// XOR of the bits in a 32 bit integer
int xor_32(int a) {
 a ^= a >> 1;
 a ^= a >> 2;
 a ^= a >> 4;
 a ^= a >> 8;
 a ^= a >> 16;
 return(a & 0x1);
)
int main(int argc, char *argv[]) {
  int LSFR, c_char, i, cnt = 0, kcps;
  int taps = 0 \times E04D11E7;
                                // Polynomial
  clock_t start;
  double interval;
                                 // Usage
  if(argc < 2) {
    fprintf(stderr, "Usage:\n");
    fprintf(stderr, "\t%s <Key>\n", argv[0]);
    return -1;
  if(!(LSFR = atoi(argv[1]))) { // LSFR Status
    fprintf(stderr, "Key must be non zero\n");
    return -1;
  Ъ
  start = clock();
  while((c_char = fgetc(stdin)) != EOF) {
    for(i=0; i<8; i++)</pre>
      LSFR = (LSFR<<1) | xor_32(LSFR & taps);
    fputc((LSFR & 0xFF) ^ c_char, stdout);
    cnt++;
  }
  interval = (double)(clock()-start) /
                 CLOCKS_PER_SEC;
  kcps = (int)(cnt / interval);
  fprintf(stderr, "Encoded %d chars ", cnt);
  fprintf(stderr, "in %f seconds ", interval);
  fprintf(stderr, "(%d char/sec)\n", kcps);
  return 0:
```

eration. The XOR result then connects to the input of the LFSR. Repeating the process at the decoder side returns the original sequence of bits. **Listing 1** presents the encryption and decryption process. To generate a pseudorandom sequence, you load the register with a nonzero content, and the software then computes the XOR of the taps and shifts all bits in the register one bit to the left. Finally, the routine inserts the results of the XOR operation in the rightmost position (**Figure 1**). The program adds this 1-bit result to the sequence and repeats the procedure to generate other bits.

LFSRs are well-suited to hardware implementations, but their use in software programs unfortunately often suffers from inefficient implementations. LFSRs with few taps, or sparse LFSRs, are easier to use because you need calculate the XOR of only a few bits. On the other hand, for cryptographic purposes, you must avoid sparse polynomials because the resulting algorithms are easy to break. The C program in Listing 1 has the advantage of implementing the XOR of a 32-bit integer with an efficient algorithm, thus making an efficient way to implement the software of an LFSR. The program encrypts a standard input into a standard output one character at a time. You use an LFSR to generate eight random bits at a time, and the routine XORs the random bits to the current character. The encryption key is a nonzero integer that you use as the initial status of the register. The key is the same for both encoding and decoding. The variable taps represent the 32 binary coefficients of a primitive polynomial of degree 31. Several other choices are possible; Listing 1 suggests five of them in the comments. You can safely remove the code that describes the number of characters encrypted and the running time to make the program even smaller. You can download the software from the Web version of this article at www.ednmag.com.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.

design**ideas** 

## **Resistor network extends Schmitt trigger's reach**

Anthony Smith, Scitech, Biddenham, UK

**T** HE CIRCUIT IN **Figure 1** shows a familiar technique for converting a lowlevel analog signal to digital form. Resistors  $R_1$  and  $R_2$  set the quiescent dc level at the Schmitt inverter's input to a value roughly equal to the midpoint of the hysteresis band. Capacitor  $C_1$  removes dc content from  $V_{IN}$ , such that the Schmitt trigger's input signal,  $V_p$ , centers itself on the midhysteresis level. Provided that  $V_{IN}$  is large enough to cross IC<sub>1</sub>'s threshold level, the output signal,

V<sub>OUT</sub>, provides a faithful digital representation of  $V_{IN}$ . Unfortunately, the circuit suffers from several drawbacks. The presence of C1 makes it impossible for IC<sub>1</sub> to switch at specifically defined dc levels on V<sub>IN</sub>. Furthermore, for low-frequency waveforms, C1 must be extremely large to prevent unwanted signal attenuation. Also, if V<sub>IN</sub> is of random period or is asymmetrical with time (for example, a pulse train with low duty cycle), the signal at V<sub>1</sub> will not swing symmetrically about the quiescent dc level and

may fail to cross one of  $IC_1$ 's thresholds. You can solve all these problems by replacing  $C_1$  with a resistor, as in **Figure 2**.

In **Figure 2**,  $R_1$  and the parallel combination of  $R_2$  and  $R_3$  act as an attenuator that allows IC<sub>1</sub> to switch at specific, user-defined dc levels that may be much greater than IC<sub>1</sub>'s switching thresholds. Furthermore,  $R_2$  and  $R_3$  introduce an offset that allows  $V_{IN}$ 's lower threshold to be negative if required.  $R_1$  and  $R_2$  relate to  $R_3$  as follows:

$$R_1 = \frac{R_3(V_{TL}V_P - V_{TU}V_N)}{V_S(V_{TU} - V_{TL})}$$











The potentiometer networks solve the problem of large spreads in component values.

$$\begin{split} R_2 = \\ \frac{R_3(V_{TL}V_P - V_{TU}V_N)}{V_S(V_P - V_N + V_{TL} - V_{TU}) + V_{TU}V_N - V_{TL}V_P} \end{split}$$

where  $V_s$  is the supply voltage;  $V_p$  and  $V_N$ 

are the required upper and lower  $\mathrm{V_{{\scriptscriptstyle I}{\scriptscriptstyle N}}}$  thresholds, respectively; and  $V_{TU}$  and  $V_{TI}$  are the Schmitt trigger's upper and lower switching thresholds. By measuring  $V_{TU}$  and  $V_{TL}$  for a given Schmitt inverter and selecting a suitable value for R<sub>3</sub>, you can calculate the corresponding values of R<sub>1</sub> and R<sub>2</sub>. The circuit accommodates almost any values of  $V_p$  and  $V_N$ . The only restriction is that the hysteresis  $(V_p - V_N)$  is sufficiently larger than IC,'s hysteresis (V<sub>TU</sub>- $V_{TI}$ ); otherwise, the equations can yield negative resistor values. If IC<sub>1</sub> is a CMOS device (for example, 74HC14, 74AC14, 4093B, or 40106B), you can use large resistances, thus ensuring high input impedance.

For cases in which it is inconvenient to measure the exact values of  $\mathrm{V}_{_{\mathrm{TU}}}$  and  $\mathrm{V}_{_{\mathrm{TL}}}$  , you can replace R, and R, with variable resistors to accommodate the worst-case spread in  $V_{TU}$ and  $V_{TL}$ . However, because  $R_2$ and R<sub>3</sub> have a large influence on R<sub>1</sub>, the spread of values you need for R<sub>2</sub> results in a broad variation in the R<sub>2</sub>-R<sub>3</sub> parallel combination and results in an even broader spread of values for R<sub>1</sub>. Replacing R<sub>2</sub> and R<sub>3</sub> with a potentiometer network, as in Figure 3, provides a solution to the "spread" problem. Because  $R_2$ , varies with  $R_3$ , the spread in the R<sub>2</sub>-R<sub>3</sub> parallel combination, and hence in  $R_1$ , is narrower. This arrangement results in some fairly onerous equations

relating the variables. However, you can simplify matters by observing that for a particular CMOS Schmitt inverter, each of its thresholds is a constant fraction of the supply voltage,  $V_s$ . Therefore, you can

# designideas

define  $V_{TU} = UV_s$  and  $V_{TL} = LV_s$ , where U and L are the respective fractions. This simplification results in the following equations:

$$\begin{split} R_{1} &= \\ R_{2} \frac{V_{S}(L-U) + V_{P}(1-L) + V_{N}(U-1)}{V_{S}(U-L)}, \\ R_{2} &= R_{X} \frac{LV_{P} - UV_{N}}{V_{S}(L-U) + V_{P} - V_{N}}, \text{ and} \\ R_{3} &= R_{X} - R_{2}. \end{split}$$

The design procedure is to select the desired values for  $V_s$ ,  $V_p$ , and  $V_N$  and then to calculate  $R_1$ ,  $R_2$ , and  $R_3$  in

terms of R<sub>v</sub> for the worst-case spread in U and L. You can then scale the values of R<sub>1</sub>, R<sub>2</sub>, and R<sub>3</sub> accordingly. As an example, assume that you need to set V<sub>p</sub> at 6V and  $V_{N}$  at -7.5V using a 74HC14 operating from a 5V supply. Although slight differences exist between manufacturers, the "typical" spread in thresholds for the 74HC14 on a 5V rail yields the following values: U=0.5 (minimum) to 0.7 (maximum), and L=0.2 (minimum) to 0.44 (maximum). These values are subject to restrictions on hysteresis: the (U-L)=0.09 (minimum) to 0.5 (maximum). You can intuitively see that R<sub>1</sub> is at a maximum when IC,'s hysteresis is small and the parallel combination of R<sub>2</sub> and R<sub>2</sub> is large. This scenario occurs when IC, has a narrow hysteresis band centered roughly on  $V_c/2$ . In this example, R<sub>1</sub> is a maximum of 7.25R<sub>v</sub> when L=0.435 and U=0.525. Conversely, R<sub>1</sub> is at a minimum



when IC<sub>1</sub>'s hysteresis is large and the parallel combination of  $R_2$  and  $R_3$  is small. This scenario occurs when L=0.2 and U=0.7, resulting in  $R_1 = 1.067 R_y$ . The range of potentiometer R<sub>p</sub> must allow you to set the quiescent value of V, anywhere from the minimum midhysteresis band level (occurring when L and U are both minima), to the maximum midhysteresis level (occurring when L and U are both maxima). In this example, the values are  $R_2 = 0.4125R_x$  and  $R_3 = 0.5875R_y$ (when L=0.2 and U=0.5) and  $R_2 = 0.6467 R_y$  and  $R_3 = 0.3533 R_y$  (when L=0.44 and U=0.7). Assuming that you use resistors with  $\pm 1\%$  tolerance and potentiometers with  $\pm 10\%$  tolerance, you can accommodate the required spread in  $R_2$  and  $R_3$  with an adequate margin by making  $R_{A}=1.1$  k $\Omega$ ,  $R_{D}=1$  k $\Omega$ , and  $R_{p} = 1.3 \text{ k}\Omega$ . The corresponding spread in  $R_1$  (including the tolerance in  $R_x$  itself) is 3.495 to 25.549 k $\Omega$ . You can obtain this range by using a parallel connection of a 50-k $\Omega$  potentiometer and a 51-k $\Omega$  resistor that is in series with a 3.3-k $\Omega$  resistor.

The oscilloscope screen in **Figure 4** illustrates the performance of the example circuit, in which  $V_{IN}$  is a  $\pm$  10V triangle wave. By adjusting the two potentiometers in turn, we made the output waveform switch when  $V_{IN}$ =6V and -7.5V. Despite the interaction between the potentiometers, you can fairly easily (with a little patience) set the thresholds. Although the circuit is not intended for precision applications, it does extend

the range of the garden-variety Schmitt inverter and allows you to implement positive and negative thresholds of several tens or even hundreds of volts. Moreover, the circuit allows  $V_N$  to be positive, provided that V<sub>p</sub> is sufficiently greater than V<sub>N</sub> to avoid negative resistance values. You can obtain operation of greater than 10-MHz frequency if you use suitable devices for IC<sub>1</sub>. The 74AC14 or 74HC14 yield response times of just a few nanoseconds with a rail-to-rail output. For best high-frequency performance, use low resistor values, a shunt trimmer capacitor across R, to provide compensation, or both. Finally, use Schottky clamp diodes as in Figure 3 to protect the inputs of IC<sub>1</sub> from overvoltage conditions.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.

## Routine yields fast bit reversing for DSP algorithms

Mohammed Aziz, University of Leeds, UK

F YOU NEED EFFICIENT realtime performance in DSP applications, you need an efficient bit-reversing routine. For several FFT programs, data permutation can take 10 to

TABLE 1	BIT-REVERS	<b>ING RUNT</b>	IME RESULTS
Length (N)	Listing 1 (msec)	Evans (msec)	Gold-Radar (msec)
32	10	159	200
64	18	294	418
128	34	549	847

50% of the computation time, depending on the input-data dimensions and length. The idea behind bit reversing is to shuffle the data by flipping the address bits around the mid-



dle of the address length so that if the data length is N=16, four bits from 0000 to 1111 represent the address. You achieve data shuffling by swapping the address bits around the middle so that B<sub>3</sub>B<sub>2</sub>B<sub>1</sub>B<sub>0</sub> becomes B<sub>0</sub>B<sub>1</sub>B<sub>2</sub>B<sub>2</sub>, which represents the new data location. Note that this operation is not byte flipping unless the input-data length happens to be N=255 elements. Look-uptable techniques are inefficient, because the input data may be very long, and memory space is limited. For real-time DSP applications, you bit-reverse a data array by swapping each position in the data array with the position of its corresponding bit-reversed address by using DSP architectural features. You implement the method shown in Listing 1 using the SHARC DSP chip.

The routine uses the datamemory segment and programmemory segments for input and output. This feature of the DSPmemory architecture allows read-



The routine in Listing 1 produces markedly faster results than other algorithms.

#### LISTING 1-BIT-REVERSE ALGORITHM

#define #define #define #define	BRmod in-arry out-arry N	//bit-reverse of N/2, N-length of input data //bit-reversed address of input data location //address of output array //length of input data		
BR-Alg	orithm:			
bit set model BR0;			//this allows BR-mode	
b0=in-arry; 10=0; m0=BRmod;		n0=BRmod;	//this is circular buffers	
b8=out-arry; 18=N; m8=1;				
r0=dm(i	i0,m0);			
lentr = (N-1), do br until lee;			//this is a loop counter	
br: r0=dm(i0,m0), pm(i8,m8)=r0;				
pm(i8,n	18)=r0;			
bit clr mode1 BR0;			//this clears the BR-mode	

ing from the input array "in-arry" and writing to the bit-reversed output array "out-arry" in parallel to double the speed. It then uses circular buffers and indirect addressing to go through the N elements, lending itself to simple and straightforward data moving. Existing techniques, such as Evans and Gold-Rader algorithms, do data checking and bit reversing before moving the data, thereby incurring overhead. Table 1 and Figure 1 give the runtime results for the different algorithms (Listing 1, Evans, and Gold-Rader) simulated on a 40-MHz SHARC DSP (ADSP-21060) from Analog Devices (www.analog.com). The runs represent three lengths of 32, 64, and 128 elements and involve 10,000 iterations each in simulating the 2-D case.

Is this the best Design Idea in this issue? Vote at www.edn mag.com.

### A 4- to 20-mA loop needs no external power source

Shyam Tiwari, Sensors Private Ltd, Gwalior, India

HE SIMPLE CIRCUIT in **Figure 1** uses a low-current-drain MAX-4073H amplifier to sense the current flowing through a 4- to 20mA loop. The circuit senses

the current through a  $1\Omega$  resistor with a fixed gain of 100 and uses no battery or dc power supply. The low current drain of the amplifier (0.5 mA) enables the circuit to

tap its power from the 4- to 20-mA loop to power the amplifier chip. Note that the current flowing in the amplifier's power-supply Pin 3 (nominally 0.5 mA but may vary slightly) is not part of the sensing loop. It forms a negative offset in the measurement and is not a serious problem. To make this current nearly constant, a 3.3V zener diode and an LED in



A current-sensing circuit derives its power from the 4- to 20-mA current loop.

series with the sensing resistor form a voltage drop of 4 to 4.5V across pins 2 and 3 of the amplifier chip. The amplifier works well over 3 to 28V, so this 4 to 4.5V power-supply range presents no problems.

The output of the amplifier is linear from 350 to 1950 mV for 4 to 20 mA through the loop. The measurement meter at the output must not draw more than 5  $\mu$ A from the output for 1% full-scale measurement accuracy. The LED shows visual intensity variation for changing current in the loop. Its main purpose is to raise the voltage by approximately 1V across the sense resistor with respect to the power-supply return Pin 2 of the amplifier. This in-

creased voltage gives better commonmode performance to the amplifier against common-mode noise in the sensing resistor and prevents the amplifier from saturating near the power-supply rails.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.