# designineas 

# Bridge-temperature measurement allows software compensation 

John Wynne, Analog Devices Inc, Limerick, Ireland

BRIDGE TRANSDUCERS ARE notoriously temperature-sensitive. When the temperature changes, almost everything else varies with some parameters increasing and some decreasing. The TCS (temperature coefficient of span) is generally negative for piezoelectric pressure sensors, and the TCR (temperature coefficient of resistance) is positive. In other words, as the temperature rises, the sensitivity decreases, and the resistance of the bridge increases. In general, the TCS and TCR are close to each other. This fact has in the past motivated designers to add both active and passive external components to achieve some measure of temperature compensation. However, the calibration of such systems can be tedious; the resulting performance, problematic. Piezoelectric-bridge manufacturers have tried to ease the problem by equalizing the co-

## Figure 1

efficients in their manufacturing processes. Another approach is to simply measure the temperature of the bridge and then use a $\mu \mathrm{C}$ to compensate in software, given certain basic properties, such as the bridge resistance at $25^{\circ} \mathrm{C}$ and the TCR. This approach is effective, but concerns that the temperature you measure may not be the real temperature of the bridge hamper it. For instance, placing the temperature sensor relative to mechanical attachment of the strain gauge has a crucial bearing on the accuracy of the reading. It's not unusual to see errors of $1^{\circ} \mathrm{C}$ or more in such situations. The idea presented here (Figure 1), suggested in Reference 1 , is to determine the temperature of the bridge by measuring the voltage
across the bridge as a result of a known excitation current flowing through it.
$R_{\text {REF }}$, reference voltage $V_{\text {REF }}$, and op amp $\mathrm{IC}_{1}$ determine the excitation current, which equals $V_{\text {REF }} / R_{\text {REF }}$. The differential bridge output, seen between terminals OUT(+) and OUT(-), feeds directly into channel AIN1 of the AD7706 ADC. This signal is a pseudodifferential input with respect to the ADC's Common input and can accept full-scale signals as low as 20 mV while providing full 16 -bit performance. The AD7706 has three pseudodifferential inputs, all having the Common input as reference. The Common input connects to the midpoint of the bridge and serves a reference point from which to make all
the necessary measurements. Computing the voltage across the bridge entails two additional measurements. Input channel AIN2 measures the voltage from the top of the bridge to its midpoint (Common terminal), and input channel AIN3 measures the voltage from the midpoint to the bottom of the bridge. You can then compute the voltage across the bridge. Assume that the resistance of the bridge is independent of the pressure under measurement at least to the extent that the error is small compared with the measured results.

The AD7706 is a complete, 16 -bit (with 14-bit maximum integral nonlinearity) delta-sigma ADC intended for dc and low-frequency ac measurements. Because its power consumption is 1 mW maximum at 3 V , you can use the device in loop-powered, battery-powered, and local applications. The on-chip pro-grammable-gain amplifier has gain settings of 1 to 128 to accommodate both low- and high-level analog inputs without the need for external signal-conditioning hardware. You can find additional information about the IC at http://
products.analog.com/products/info.asp? product=AD7706. (DI \#2576)

## Reference

1. Paillard, Bruno, "Temperature compensating an integrated pressure sensor," Sensors, January 1998, pg 36.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/ednmag/ infoaccess.asp, enter No. 440 in the "Circle Number" field, and hit the Search bar. Put a tick in the "Select" box and hit "Submit."

## Timer automatically shuts off

Yongping Xia, Teldata Inc, Los Angeles, CA

The circuit in Figure 1 is a programmable power switch that offers on-state periods of 5 sec to three hours. It consumes zero power in the off state and has zero voltage drop in the on state. $\mathrm{S}_{1}$ is a power-on switch. When you press $S_{1}$, the battery powers an eight-pin PIC12C508 $\mu \mathrm{C}$. Because the value of $C_{1}$ is fairly large, it powers the $\mu \mathrm{C}$ long enough for the processor to send out a pulse through GP5 and GP4 to turn on a latching relay. Once the relay is on, the

| TABLE 1-DELAY TIMES |  |
| :---: | :---: |
| DCBA | Time |
| $\mathbf{0 0 0 0}$ | 10 sec |
| $\mathbf{0 0 0 1}$ | $\mathbf{1 5 ~ s e c}$ |
| $\mathbf{0 0 1 0}$ | $\mathbf{2 0 ~ s e c}$ |
| $\mathbf{0 0 1 1}$ | $\mathbf{3 0 ~ s e c}$ |
| $\mathbf{0 1 0 0}$ | $\mathbf{4 5 ~ s e c}$ |
| $\mathbf{0 1 0 1}$ | One minute |
| $\mathbf{0 1 1 0}$ | Two minutes |
| $\mathbf{0 1 1 1}$ | Three minutes |
| 1000 | Five minutes |
| $\mathbf{1 0 0 1}$ | $\mathbf{1 0}$ minutes |
| $\mathbf{1 0 1 0}$ | $\mathbf{1 5}$ minutes |
| $\mathbf{1 0 1 1}$ | $\mathbf{3 0}$ minutes |
| $\mathbf{1 1 0 0}$ | $\mathbf{4 5}$ minutes |
| $\mathbf{1 1 0 1}$ | One hour |
| $\mathbf{1 1 1 0}$ | Two hours |
| $\mathbf{1 1 1 1}$ | Three hours |

Figure 1


This timer consumes no power in the off state and has zero voltage drop in the on state.
$\mu \mathrm{C}$ derives power through $\mathrm{D}_{1} . \mathrm{C}_{1}$ discharges through $D_{2}$ when you release the button. After turning on the relay, the $\mu \mathrm{C}$ reads the four inputs GP0 through GP3 to determine the delay time (Table 1). Once the time is over, an inverted pulse appears on GP5 and GP4 and turns off the latching relay. Once the relay turns off, the circuit consumes no power. You can download the PIC12C508 assembly program for the timer from EDN's Web site, www.ednmag.com. Click on "Search

Databases" and then enter the Software Center to download the file for Design Idea \#2571. (DI \#2571)

## Is this the best Design Idea in this issue?

 Vote at www.ednmag.com/ednmag/ infoaccess.asp, enter No. 441 in the "Circle Number" field, and hit the Search bar. Put a tick in the "Select" box and hit "Submit."
## Video amplifier provides digital gain control

## Stephen Woodward, University of North Carolina, Chapel Hill, NC

PROGRAMMABLE-GAIN AMPLIFIERS, many of them monolithic, are continuously improving, with lower noise and higher gain-bandwidth products. But for high-end applications, multichip circuits are still necessary. For example, the amplifier in Figure 1 originally served as the photomultiplier preamplifier in a Doppler system intended for eventual operation in the Martian atmosphere. The design is based on a
switchable array of six Maxim MAX4258 dual-channel video multiplexer-amplifiers, IC $_{1}$ through IC 6 . Under control of a 4-bit input word, you can set the number of stages in the gain cascade to three, four, five, or six. Because each multiplex-er-amp has a fixed gain of four, each unit change in the stage count changes the overall gain by 12 dB . In addition, you can interpose a $6-\mathrm{dB}$ attenuator between the last and the next-to-last gain stages.

The attenuator adds a factor-of-two resolution to the programmed gain and eight distinct gain settings (Table 1).

Gain-change settling time is lower than 30 nsec . The greater-than $-100-\mathrm{MHz}$ bandwidth of each stage results in an overall passband for all gain settings of greater than 60 MHz . The five lowpassbandpass capacitors, $\mathrm{C}_{1}$ through $\mathrm{C}_{5}$, determine the lower end of the passband. In the original application, the frequen-

Figure 1


[^0]cies of interest don't extend much below 100 kHz . So, using $0.1-\mu \mathrm{F}$ capacitors results in a roll-off of approximately 50 kHz . Larger values for these capacitors would reduce this figure. Omitting the capacitors for a dc response is not recommended, however, because the resulting amplification of $\mathrm{IC}_{1}$ 's input offset would produce an output offset in the order of volts at high gain settings. You can generate

TABLE 1-DIGITAL GAIN SETTINGS

| Code | D | C | B | A | Gain (into $50 \Omega$, <br> in decibels) |
| :--- | :--- | :--- | :--- | :--- | :---: |
| 1 | 0 | 0 | 0 | 0 | $\times 16=24.1$ |
| 2 | 0 | 0 | 0 | 1 | $\times 32=30.1$ |
| 3 | 0 | 0 | 1 | 0 | $\times 64=36.1$ |
| 4 | 0 | 0 | 1 | 1 | $\times 128=42.1$ |
| 5 | 0 | 1 | 1 | 0 | $\times 256=48.2$ |
| 6 | 0 | 1 | 1 | 1 | $\times 512=54.2$ |
| 7 | 1 | 1 | 1 | 0 | $\times 1024=60.2$ |
| 8 | 1 | 1 | 1 | 1 | $\times 2048=66.2$ |

the gain-programming word using any TTLcompatible, 8 -bit paral-lel-I/O port, such as a PC's parallel printer port or an EIA-1284compatible port. The HCT04 CMOS inverter chip in the gain-control pathway blocks any possible noise entry in the gain-control lines.
The overall input-referred voltage noise is approximately 2 nV per the square root of hertz, equivalent to the Johnson noise of a $250 \Omega$ resistor. Maximum output level is 15 dBm ( 3.6 V p-p) into $50 \Omega$ and twice that into high-impedance loads. The combination of extreme gain and high-frequency response (gain-bandwidth products approaching 200 GHz ) of this circuit mandates careful attention to issues of ground-plane and power-supply-bypass integrity. In addition, you must make every effort to minimize stray capacitance around the feedback-pin (Pin 5) components of all gain stages. (DI \#2559)

Is this the best Design Idea in this issue? Vote at www.ednmag.com/ ednmag/infoaccess.asp, enter No. 442 in the "Circle Number" field, and hit the Search bar. Put a tick in the "Select" box and hit "Submit."

## Simple circuit detects dc ringing

## Jerzy Chrzaszcz, Warsaw Institute of Technology, Poland

RING DETECTION IS a common task in telephony-related digital design. The goal is to sense an ac ringing voltage applied to the telephone line by a central office or PBX (private branch exchange) and then pass an appropriate signal to the $\mu \mathrm{C}$ or $\mu \mathrm{P}$. Figure 1a shows a typical ac-coupled ring-detection circuit. The serially connected capacitor closes the ac path and the optoisolator provides galvanic isolation between the line and the logic. The output capacitor
integrates the pulse train to form a ring envelope signal. More sophisticated designs may use the unfiltered output for ring-frequency discrimination. Unfortunately, some PBX systems signal ringing to extension phones by raising the dc line voltage. A traditional ac-coupled detector is thus useless. The circuit in Figure $\mathbf{l b}$ consists of a full-wave rectifier, a cur-rent-limiting resistor, a zener diode, and a high-gain optoisolator with output pullup. By changing component values,
you can easily meet circuit requirements for circuit isolation, input-voltage range, threshold voltage, and line load. (DI \#2567)

## Is this the best Design Idea in this issue?

 Vote at www.ednmag.com/ednmag/ infoaccess.asp, enter No. 443 in the "Circle Number" field, and hit the Search bar. Put a tick in the "Select" box and hit "Submit."
## Figure 1


(a)

(b)

The ac-coupled circuit in (a) is useless in some PBX systems; the configuration in (b) takes over for PBX-generated dc ringing signals.

## Gated clock has duty-cycle control

## Paul Kemp, University of Colorado, Colorado Springs, CO

The circuit in Figure 1 produces clock pulses with variable duty cycle from a gated clock.

Figure 1
The output of the circuit, pulse, is always $180^{\circ}$ out of phase with the clock input. When the delay-logic elements, $\mathrm{IC}_{5}$ and $\mathrm{IC}_{7}$, have the same propagation delays, the duty cycle of the circuit's output is $50 \%$. The circuit produces gated clock pulses when the gate input, gate, is high and the active-low reset, reset_n, is high. Increasing the propagation delays of the increase-duty-cycle delay-logic element, $\mathrm{IC}_{5}$, causes an increase in the duty cycle of the gated-clock output, pulse. The de-

## desieg ideas

crease-duty-cycle delay-logic element, $\mathrm{IC}_{7}$, reduces the duty cycle of the gatedclock output. Listing 1 is a Verilog mod-
el of the circuit; a Verilog testbench verifies the circuit's function. A pair of de-


Verilog simulates the function of the circuit in Figure 1.
lay lines of 1 nsec each. The testbench instantiated this operation. A simulation (Figure 2) used Cadence Verilog-XL. A $20-\mathrm{MHz}$ clock serves as the input clock. The select signals in Figure 2 for the increase-dutycycle delay-logic element, $\mathrm{IC}_{5}$, and the decrease-duty-cycle de-lay-logic element, $\mathrm{IC}_{7}$, correspond to the number of $1-$ nsec delay elements inserted into the delay paths. Thus, a select value of 12 corresponds to a 12nsec delay. You can download Listing 1 and the Verilog testbench from EDN's Web site, www.ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea \#2554. (DI \#2554)

Is this the best Design Idea in this issue? Vote at www.edn mag.com/ednmag/infoaccess. asp, enter No. 444 in the "Circle Number" field, and hit the Search bar. Put a tick in the "Select" box and hit "Submit."

## LISTING 1-GATED-CLOCK DUTY-CYCLE CONTROLLER

```
// Parameter Declarations
parameter dly = 1;
// Generate a pulse from the system clock (cLk) and GATE signals.
assign #dly PULSE = GATE_INC_DLY ^ GATE_DEC_DLY;
    always @(posedge CLK or negedge RESET_N or negedge GATE) begin
    if (~RESET_N) begin
        GATE_INC-}<==|dy libo
        GATE_INC <= Ndly 1'bo
    else if
    GATE_INC <= #dly 1'bo;
        end
    else begin
    GATE_INC <= #dlY ~GATE_INC_DLY;
    end
    end
always (negedge CLK or negedge RESET_N or negedge GATE) begin
    if (~RESET_N) begin
        GATE_DEC-<< #dly 1'bo;
        end
    else if (~GATE) begin
        GATE_DEC <= #dly 1'bo;
        end
    else begin
        GATE DEC <= #dly ~GATE_DEC_DLY;
        end
    -
endmodule
```


## ${ }^{\text {deses }}$ ideas

## Tripler converts 5 to 15V

Ken Yang, Maxim Integrated Products, Sunnyvale, CA

By configuring a charge-pump voltage doubler as a tripler, you can readily derive 15 V

Figure 1

This circuit (almost) triples the input voltage for low-current applications.
 effect on output voltage. Because the circuit's finite output impedance causes the output voltage to drop with load current (Figure 2), a practical limit for load current is approximately 30

Figure 2 mA. (DI \#2570)

Is this the best Design Idea in this issue? Vote at www.ednmag.com/ednmag/ infoaccess.asp, enter No. 445 in the "Circle Number" field, and hit the Search bar. Put a tick in the "Select" box and hit from 5V (Figure 1). A 15V rail is useful for powering op amps, LCD-bias circuits and other low-current applications. The connections shown configure the IC ${ }_{1}$ voltage doubler as a tripler. The no-load output voltage of the circuit is approximately $3 \mathrm{~V}_{\text {IN }}-2 \mathrm{~V}_{\mathrm{D}}$, where $\mathrm{V}_{\mathrm{D}}$ is the voltage drop across one diode. Use Schottky diodes as shown to minimize $V_{D}$ and its


Finite output impedance causes a decline in voltage with increasing load current.

## Generate stabilized PWM signals

Martin Ossmann, FH, Aachen, Germany

ASTANDARD TECHNIQUE FOR generating analog voltages using $\mu \mathrm{Cs}$ $\qquad$
Figure 1


This classic PWM circuit suffers from supplyvoltage sensitivity.
plies to other $\mu \mathrm{Cs}$, too.) The 74 HC 14 derives its supply voltage, $\mathrm{V}_{\mathrm{CCA}}$, from the stabilization circuit comprising the inexpensive shunt regulator, $\mathrm{SR}_{\mathrm{r}}$. You can adjust $\mathrm{V}_{\mathrm{CCA}}$ by trimming $\mathrm{R}_{1}$. The test circuit used $\mathrm{V}_{\mathrm{CCA}}=4.096 \mathrm{~V}$. The PWM signals now have a stable amplitude that varies less than $0.1 \%$ when the $\mu$ C's supply varies from 4.5 to 5.5 V . Resistors $\mathrm{R}_{3}$ to $\mathrm{R}_{5}$ limit the current flowing from the $\mu \mathrm{C}$ through the 74 HC 14 's input-protection diodes when $\mathrm{V}_{\mathrm{CCA}}$ is too low. The values

## ${ }^{\text {desegen ideas }}$

of $R$ and $C$ depend on the application. The test circuit uses $10 \mathrm{k} \Omega$ and $4.7 \quad$ F
$\mu \mathrm{F}$. If you feed multiple analog (or PWM) signals through a single IC, you usually encounter crosstalk. To characterize the circuit in Figure 1 for internal crosstalk and unmatched delays, conduct the following tests.

Generated three PWM signals with different frequencies and 1-to-1 duty cycles. With a $0-\mathrm{dB}$ reference-level squarewave signal at test point $\mathrm{TP}_{1}$, crosstalk to test points $\mathrm{TP}_{2}$ and $\mathrm{TP}_{3}$ measures -70 dB . The first harmonic of the PWM signal (theoretically zero for a 1-to- 1 duty cycle) is down 65 dB at test point $\mathrm{TP}_{1}$. At test point $\mathrm{TP}_{0}$, spurs are down 75 dB . So, the circuit in Figure 1 has very good crosstalk characteristics. Also, if the duty cycle of one PWM channel changes, the influence on the voltage that other channels generates is less than $0.1 \%$. You must take care to ensure that the switching delays of the 74 HC 14 do not change with varying $\mathrm{V}_{\mathrm{CC}}$ applied to the $\mu \mathrm{C}$. If the switching delays change with $\mathrm{V}_{\mathrm{CC}}$ because of the changing levels of the driving signals, $\mathrm{V}_{\mathrm{CC}}$ influences the generated output voltage, even if $\mathrm{V}_{\mathrm{CCA}}$ is constant. You can use the circuit for precise generation of


Schmitt triggers with a stabilized supply make the PWM signals insensitive to supply voltage.
voltages, thanks to the temperature stability of the TL431. You can also use it for inexpensive implementations of sigmadelta converters, or to generate voltagestabilized rectangular waveforms. (DI \#2573)

Is this the best Design Idea in this issue? Vote at www.ednmag.com/ednmag/ infoaccess.asp, enter No. 446 in the "Circle Number" field and hit the Search bar. Put a tick in the "Select" box and hit "Submit."

# Switched-capacitor converter suits portable applications 

Clinton Jensen, National Semiconductor, Santa Clara, CA

BASIC SWITCHED CONVERTERS generally provide one simple voltage conversion. The most common application for these circuits are to double, invert, and sometimes halve the input voltage. Because they are unregulated and have no stability problems, you can configure them to perform multiple conversions as well. However, because they have no inherent regulation, it is a good idea to use a regulated voltage as the input source. Multiple converters exhibit some voltage change at the output as a function of loading (because of the output resistance), but this drop is often acceptable. The circuit in Figure 1 is a triple-output
switched-capacitor circuit. You can configure the circuit using any switched-capacitor IC that's capable of inversion. This example uses the LM2664, but you can use larger ICs, such as the LM2661 or LM2663, to obtain higher current. The circuit in Figure 1 can simultaneously invert, double, and halve the input voltage over an input range of 1.8 to 5.5 V . The combined current capability of the three outputs equals the maximum load current of the IC in either of the standard topologies: inverting or doubling ( 40 mA for the LM2664 and 200 mA for the LM2663).

The output resistance for any output is
equal to or less than the typical output resistance of the basic doubler or inverter. This last statement holds true only if you realize that the doubling output is actually $2 \mathrm{~V}_{\mathrm{IN}}-2 \mathrm{~V}_{\mathrm{FD}}$, where $\mathrm{V}_{\mathrm{FD}}$ is the forward drop of the diodes used. The doubling output simply uses two diodes to make a discrete charge pump in conjunction with the switch that connects CAP + to $\mathrm{V}_{\text {IN }}$ during one cycle and to ground during the next cycle. The extra diode drops may be a problem in some applications, but they would be insignificant if you connected a linear, low-dropout regulator to the doubled output. The halving output uses the concept of an unregulat-

## ${ }^{\text {desesem }}$ ideas

ed inductive step-down switcher with a constant $50 \%$ duty cycle. At no load, the output from a $50 \%$ -

Figure 1 duty-cycle pulse filtered through the inductor and output capacitor is half the peak voltage of the square wave. The same switch used for the doubling function produces the square wave. In the topology of Figure 1, you always obtain the inverting function that is inherent to the IC, and you can use or omit the other two outputs as needed. (DI \#2578)

## Is this the best Design Idea in this issue?

 Vote at www.ednmag.com/ednmag/ infoaccess.asp, enter No. 447 in the "Circle Number" field, and hit the Search bar. Put a tick in the "Select" box and hit "Submit."

## Current-limit switch is digitally programmable

## Budge Ing, Maxim Integrated Products, Sunnyvale, CA

C
URRENT-LIMIT SWITCHES are virtually ubiquitous in system controls. They provide a safe means for regulating the current delivered to a load circuit. The switches allow the load current to increase to a programmed limit but no higher. Typically, the current limit is a function of the voltage across an external resistor, produced by the current from a fixed source internal to the switch IC. This voltage serves as the reference for an internal currentlimiting amplifier. By replacing the resistor with a digital potentiometer, you can easily program the current limit (Figure 1). $\mathrm{IC}_{1}$ is a current-limit switch with a maximum programmable limit of 1 A . The limit equals $1380 / \mathrm{R}_{\text {SET }}$, where $\mathrm{R}_{\mathrm{SET}}$ is the resistance between pins 5 and 6 of $\mathrm{IC}_{2}$. $\mathrm{IC}_{2}$ is a $50-\mathrm{k} \Omega$ digital potentiometer whose resistance is programmable in 32 equal increments. With $\overline{\mathrm{CS}}$ held low, high-to-low transitions at INC (Pin 1) increments $\mathrm{IC}_{2}$ 's internal counter.

These transitions increase the resistance between W and L when $\mathrm{U} / \overline{\mathrm{D}}$ is low and reduce it when U/D is high. IC includes a thermal-shutdown capability

Figure 1


You can program a current limit to 1 A in 32 equal increments by using a digital potentiometer.
that turns the load current completely off when the chip temperature exceeds $135^{\circ} \mathrm{C}$. It restores the load current when the temperature cools by $10^{\circ} \mathrm{C}$. If the short-circuit fault is still present, the switch cycles off and on, yielding a pulsed load current. An open-drain Fault output (Pin 8) switches low when the load demands current beyond the programmed limit, enabling an external system to
monitor the condition of the current switch. (DI \#2577)

## Is this the best Design Idea in this issue?

 Vote at www.ednmag.com/ednmag/ infoaccess.asp, enter No. 448 in the "Circle Number" field, and hit the Search bar. Put a tick in the "Select" box and hit "Submit."
[^0]:    You can obtain eight distinct gain settings with this low-noise, high-bandwidth video amplifier.

