# design ideas 

# Convert periodic waveforms to square waves 

Ron Mancini, Texas Instruments, Bushnell, FL

CONVERTING PERIODIC WAVEFORMS to square waves is an integral part of extracting a clock signal from data, creating waveform generators, and making timing-pulse generators. Any square-wave-conversion circuit is more valuable when the square wave's duty cycle is variable and controllable. Figure 1 shows a circuit that has these attributes and can drive several TTL-compatible loads. $\mathrm{C}_{\mathrm{IN}}$ couples the input signal onto a dc level set by $R_{1}$ and $R_{2}$ (the level is $V_{C C} / 2$ when $R_{1}=R_{2}$ ). Thus, the periodic signal at the noninverting comparator input rises above and falls below $\mathrm{V}_{\mathrm{CC}} / 2$. The parallel value of $R_{1}$ and $R_{2}\left(R_{p}\right)$ and $\mathrm{C}_{\text {IN }}$ form a highpass filter with a $-3-\mathrm{dB}$ frequency of $1 /\left(2 \pi R_{P} C_{I N}\right)$. Increasing $R_{P}$ or $\mathrm{C}_{\text {IN }}$ lowers the cutoff frequency for low-frequency applications. If high-frequency noise riding on the signal causes problems, add a capacitor in parallel with $\mathrm{R}_{2}$; this addition eliminates the high-frequency noise by creating a low-frequency filter. If the input signal is a square wave, the added capacitor integrates the square wave, thus increasing its rise and

| Convert periodic waveforms <br> to square waves $\qquad$ 105 |
| :---: |
| Circuit improves on first-event <br> detection $\qquad$ 106 |
| LED doubles as emitter and detector $\qquad$ 108 |
| Watchdog circuit uses ac triggering........ 112 <br> Use power line for baud-rate <br> generation. $\qquad$ .112 |
| Inline equations offer hysteresis <br> switch in PSpice $\qquad$ 114 |

Figure 1
 SIGNAL


You can obtain a square wave with 2 to $98 \%$ duty cycle with this simple circuit.
fall times. The longer rise and fall times give the circuit more control range.

When the input signals are symmetrical , setting the dc level at $\mathrm{V}_{\mathrm{CC}} / 2$ produces the maximum pulse-width control and duty-cycle range. Asymmetrical input signals require a different dc level, because the time durations of the positive and negative portions (with respect to $\mathrm{V}_{\mathrm{CC}} / 2$ ) of the coupled signal are not equal. $R_{p}$ 's value must be low to prevent input-bias current from developing an appreciable offset voltage. The comparator in this design is a CMOS TLC393 version of the industry-standard LM393. The comparator weighs the dc-referenced input signal against a reference voltage from the integrator output. The comparator's output waveform is a square wave. The comparator drives a gate (or several gates if you need more output drive) through $\mathrm{R}_{3} . \mathrm{R}_{3}$ must have a low value to quickly charge the gate input during the low-to-high transition. The current the comparator can sink limits $\mathrm{R}_{3}$ 's lower value.
The TLV2470 integrator integrates and inverts the output square wave and feeds it back as the reference voltage for the in-
put comparator. If the voltage on the pos-itive-integrator input is $\mathrm{V}_{\mathrm{CC}}$ /2, the output square wave must be symmetrical for its average value to be $\mathrm{V}_{\mathrm{CC}} / 2$. Adjusting $\mathrm{R}_{5}$ to its center point yields a $50 \%$-duty-cycle square wave. Adjusting $R_{5}$ close to ground yields a square wave that is low for most of the period, and adjusting $\mathrm{R}_{5}$ close to $\mathrm{V}_{\mathrm{CC}}$ yields a square wave that is high for most of the period. The integrator pole is at $f_{p}=1 /\left(2 \pi R_{4} C_{\text {INT }}\right)$. With the values shown in Figure 1, the $0-\mathrm{dB}$ crossover frequency is 0.8 Hz . The gain of the integrator circuit is unity at 0.8 Hz , and the gain rolls off at 20 dB per decade, so the comparator's small-signal gain is not high enough to cause oscillation. The selection of the integrator pole is a tradeoff between stability and control-response time. The circuit in Figure 1 does not oscillate or multiple-switch under any conditions. It produces a square wave that's adjustable from 2 to $98 \%$ duty cycle, and it responds to $20-\mathrm{mV}$ input signals.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.

## Circuit improves on first-event detection

## Lawrence Arendt, Oak Bluff, MN, Canada

The circuits in figures 1 and 2 exhibit certain advantages over the circuit shown in the Design Idea in $E D N$, "Circuit detects first event," May 3, 2001, pg 89. The n-player first-event-detection circuit offers several improvements:

- It has fewer passive components. It needs only n diodes instead of $\left(\mathrm{n}^{2}+\mathrm{n}\right) / 2$ for three or more players. And, excluding the LEDs' current-limiting resistors, the circuit needs only $n+1$ resistors instead of 5 n .
- The circuit uses less expensive ICs. The 74F74 or 4013 costs only $25 \%$ of the price of a LMC6762 (DigiKey catalog).
- The circuit offers inexpensive and
simple scalability. You can easily add any number of additional player-event-detection channels to an event-detection configuration. All that's needed is that you connect the additional circuits to a common five-wire bus consisting of $\mathrm{V}_{\mathrm{CC}}$, ground, the Reset, the SwitchBus signal, and the CaptureInhibit signal. Thus, the wiring complexity is independent of $n$; in other words, it is $\mathrm{O}(1)$. Expanding the number of players for the original eventdetection circuit requires additional diode-connected reset signals from each channel to all other channels, resulting in a wiring complexity that scales as $\left(n^{2}-2 n\right)$, or $\mathrm{O}\left(\mathrm{n}^{2}\right)$.
- The improved circuit uses D flip-
flops having reset and clear pins: either 74 F 74 s for regulated 5 V supplies or, with minor circuit changes, 4013 s for unregulated 9V-battery supplies. For a 74F74 implementation, the D input of flip-flop FF0 connects to logic 1. The Q output of this flip-flop drives the SwitchBus signal. The Q outputs of FF! through FFn have a diode-OR connection to the CaptureInhibit signal, which clocks the clock input of FF0. All the $\overline{\text { Set }}$ inputs for FF1 through FFn are connected through resistors to logic 1. Upon power-up or after you press the reset button, all the flipflops' Q outputs are at logic 0 because of a pulse on the flip-flops' $\overline{\text { Reset }}$ inputs. The reset forces the SwitchBus signal to logic

Figure 1


This first-event-detection circuit uses standard $74 F 74$ flip-flops with a 5V supply.


0 . When you press player-event switch m , the logic-0 SwitchBus signal connects to the $\overline{\text { Set }}$ of the mth flip-flop, forcing $Q_{M}$ to logic 1. $\mathrm{Q}_{\mathrm{M}}$ now clocks FF0, forcing its Q output (SwitchBus) to logic 1. Because SwitchBus is now at logic 1, and applying logic 1 to the $\overline{\text { Set }}$ input of a 74 F 74 has no effect, any further switch closures by player mor any other player now have no effect.

For a 4013 implementation, the flip-
flop connections are the same as for the 74F74 circuit. Upon power-up, or after you press the reset button, all the flipflops' Q outputs are at logic 0, because of a pulse on the flip-flops' Reset inputs. The Reset signal forces the SwitchBus signal to logic 1 . When you press playerevent switch m, the logic-1 SwitchBus signal connects to the Set input of the mth flip-flop, forcing $Q_{M}$ to logic $1 . Q_{M}$ now clocks FF 0 , forcing its $\overline{\mathrm{Q}}$ output
(SwitchBus) to logic 0. Because SwitchBus is now at logic 0 , and applying a logic 0 to the Set input of a 4013 has no effect, any further switch closures by player m or any other player now have no effect.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.

## LED doubles as emitter and detector

## Kyle Holland, LI-COR Inc, Lincoln, NE

EVERY JUNCTION DIODE
some degree of photoexhibits

| Fig |
| ---: |
| ppropri- |
| e spectral | ate range of wavelengths. The spectral response of a junction diode depends on a variety of factors, including material chemistry, junction depth, and packaging. The packaging of most devices aims to inhibit sensitivity to radiant flux to maintain the intended function of the device. However, some devices' packaging and construction techniques allow convenient exposure to light. The most common light-sensitive devices, photodiodes and phototransistors, sense and measure light from a variety of sources. Other light-sensitive diodes, which don't usually come to mind for light-sensing applications, are LEDs. LEDs, packaged to emit radiant flux, can serve as narrowband photodetectors. The devices lend themselves



Enough overlap exists between the responsivity and emission curves to make a LED useful for both transmission and reception. to applications in which they serve as spectrally selective photodetectors or to
applications in which they act as transducers. References 1 through

Figure 2
4 provide further information on optoelectronic devices.

An LED's sensitivity to light and particularly to its emission wavelength depends primarily on the device's bulk material absorption and junction depth. For LEDs that have low bulk absorption,


## design ideas

photosensitivity at or near peak wavelength is low, and, as a result, the creation of hole-electron pairs is low. GaAs-based emitters with emission wavelengths of 940 nm have relatively good sensitivity at or near their peak emission wavelength, thanks to high bulk absorption. Figure 1 shows the relative responsivity and emission spectra for an

Figure 3


One dual op amp and a handful of components turn a LED into a dual-purpose device.
Infineon (www.infineon. com) SFH409 LED. This infrared GaAs LED has peak emission at 940 nm with a half-peak bandwidth of 50 nm . In detection mode, it peaks at 920 nm with a half-
peak bandwidth of 55 nm . As Figure 1 shows, the wavelength of peak responsivity is shorter than the peak-emission wavelength, and a fair amount of overlap exists between the two curves. Thanks to this overlap, the LED is useful as a transducer. Figure 2 shows a half-duplex application that exploits the LED.

Here, the LED links two embedded systems via a fiber-optic cable or a shortdistance, line-of-sight coupling path. Figure 3 shows the transceiver circuit used in Figure 2's application. The circuit can send half-duplex data between two embedded systems at rates as high as 250 kbps. The circuit comprises the LED driver, the preamplifier, and the output comparator. The LED driver drives the LED during data transmission and unhooks the Tx pin from the LED during data reception. The Tx pin connects to transistor $Q_{1}$ via base resistor $R_{1}$. When the Tx pin is in the idle state ( $\operatorname{logic} 1$ ), the quiescent current of the LED driver is zero, because $\mathrm{Q}_{1}$ is off. Activating the Tx pin (logic 0 ) causes $Q_{1}$ to turn on. Resistor $\mathrm{R}_{2}$ sets the LED's output-power level. You should set the power level to compensate for transmission losses through the communication medium and to minimize pulse-distortion phenomena in the communication link. $\mathrm{R}_{2}$ should be 50 to $220 \Omega$ when the circuit operates from a 5 V supply.

The preamplifier consists of resistor $\mathrm{R}_{4}$
acting as a shunt current-to-voltage converter and a high-speed, noninverting voltage amplifier $\left(\mathrm{IC}_{1 \mathrm{~A}}\right)$. Resistor $\mathrm{R}_{3}$ provides a slight bias of a few millivolts to $R_{4}$ to keep $\mathrm{IC}_{1 \mathrm{~A}}$ in its linear region. The op amp in this design is the high-speed dual OPA2350 from Texas Instruments' Burr-Brown division (www.ti.com). The device has rail-to-rail inputs and outputs and a gain-bandwidth product of 38 MHz , and it can operate from a single 2.7 to 5 V supply. The transconductance gain of the preamplifier is a function of the values of $R_{4}, R_{5}$, and $R_{6}$. In the circuit of Figure 3, the resistor values produce a transconductance gain of approximately 220,000 . The output comparator, $\mathrm{IC}_{1 \mathrm{~B}}$, converts the preamplifier's output signals to logic-level voltages. You set the input threshold of the comparator by adjusting resistor $\mathrm{R}_{8}$. By properly adjusting the threshold, you can obtain good pulse symmetry for a variety of input-power conditions. The combination of $\mathrm{R}_{9}$ and $\mathrm{C}_{1}$ provides ac hysteresis and additional overdrive for improved comparator switching. Moreover, $R_{9}$ limits the switching current on input Pin 5 of $\mathrm{IC}_{1 \mathrm{~B}}$ for logic one-to-zero transitions.
During data transmission, the transmitter circuitry drives the preamplifier and comparator. To prevent locally transmitted data from causing UART overrun errors, the $T x / R x$ line should be at a $\log$ -ic- 1 level. The combination of $\mathrm{R}_{10}$ and $\mathrm{D}_{1}$
blocks any transition occurring on the Rx line from activating the UART's receiver. When switching between transmitting and receiving modes, the software should include a time delay to allow for preamplifier recovery. The preamplifier-recovery delay is typically less than 10 to 20 $\mu \mathrm{sec}$. Note that for 8051 -class microcontrollers with depletion-mode pullup resistors on their I/O pins, you should replace $D_{1}$ with a pnp transistor and an associated base resistor.

## References

1. "The Radiometry of Light Emitting Diodes," Technical Guide, Labsphere Inc, North Sutton, NH.
2. "GE/RCA Optoelectronic Devices," GE/RCA Corp, 1987.
3. Gage, S, D Evans, M Hodapp, and H Sorensen, Optoelectronics Applications Manual, McGraw-Hill, 1977.
4. Sze, S, Semiconductor DevicesPhysics and Technology, Wiley, 1985.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.

# Watchdog circuit uses ac triggering 

## Shyam Tiwari, Sensors Technology Private Ltd, Gwalior, India

ADC-TRIGGERED RESET of a watchdog circuit is prone to failure. If the watchdog program hangs up, then the reset signal becomes activated continuously, and the microprocessor has no way to escape the situation. We found that a simple solution uses an ac trigger to reset the watchdog circuit (Figure 1). We used an RC oscillator consisting of a 74C14 gate to generate active-low reset signals to the microprocessor at approximately $10-\mathrm{msec}$ intervals. High-level pulses at the base of the transistor switch $Q_{1}$ reset the charging capacitor $C_{1}$

Figure 1


This watchdog circuit uses ac triggering to avoid watchdog-signal hang-up problems.
that a reset signal from a watchdog circuit to a microprocessor is equivalent to a power-on reset, but it is not. The warm-boot and cold-boot programs in embedded microprocessors significantly differ. Warmboot watchdog signals are prone to hang-up. The circuit in Figure 1 can activate the microprocessor even if the watchdog signal hangs up.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.
to a low level. If the watchdog trigger remains in a high state for a longer period than you want, the oscillator generates an active-low reset pulse. You may believe

# Use power line for baud-rate generation 

Joseph Julicher, Microchip Technology Inc, Chandler, AZ

0NE COST-SAVING measure associated with 8-bit embedded microcontrollers is to use a resis-tor-capacitor oscillator. These RC oscillators are inexpensive, but the trade-off is low stability with temperature and voltage. In many applications, the low cost of an RC oscillator is alluring, but the application requires a stable clock source for baudrate generation or event timing. In these cases, you can find a low-frequency, stable clock source and use it to calibrate a baud-rate generator or event timer. One source of a low-frequency, stable clock is the line voltage. This voltage is a good source $50-$ or $60-\mathrm{Hz}$ frequency that you can easily interface to the microcontroller's 16-bit timer. By counting CPU cycles for a half cycle of the external clock, you can determine the frequency of the microcontroller's internal RC oscillator and calibrate the baud rate.

The PIC16F627 flash microcontroller can benefit from this technique. This device has an internal $4-\mathrm{MHz}$ RC oscillator. You can create a simple capacitor-coupled circuit to allow the microcontroller to see the pulses from the power line. You

TABLE 1-SAMPLE NUMBERS FOR BAUD-RATE GENERATION

| F <br> osc <br> (MHz) | Reference <br> frequency | Timer 1 <br> prescale | Timer 1 <br> counts | Calculated <br> frequency | Desired <br> baud rate | BRGH | SPBRG | Actual <br> baud rate | Percent <br> of error |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 60 | 16 | 4166.667 | $4,000,000$ | 9600 | 1 | 25 | 9615.38 | 0.16 |
| 4.4 | 60 | 16 | 4583.333 | $4,400,000$ | 9600 | 1 | 28 | 9482.75 | -1.22 |
| 3.6 | 60 | 16 | 3750 | $3,600,000$ | 9600 | 1 | 22 | 9782.6 | 1.90 |

can power this PIC microcontroller from a separate circuit that includes voltage regulation (see Tech Brief 008 at www.microchip.com concerning a transformerless power supply). The power line supplies a solid $50-$ or $60-\mathrm{Hz}$ reference frequency. You can use the 16 -bit Timer 1 to time the internal oscillator. As the internal RC time constant drifts, the timer count changes, and you can use the value to determine new values for the baudrate generator. If you adjust the baud-rate generator appropriately, you can maintain the baud rate to $\pm 2 \%$ of the desired value. The incremental cost may be less than the cost of a crystal or ceramic resonator. You can also use this technique to periodically learn the value of the internal RC oscillator to calibrate time captures of external events. The following is an example of the technique: The base

INTRC value is 4 MHz , and the powerline frequency is 60 Hz . Set BRGH for a baud clock 16 times the baud rate, and set Timer 1 prescale to 16 . The desired baud rate is 9600 .

The formula we use is ((Timrl value $\times$ prescaler $\times$ reference frequency $\times$ baud multiplier)) $-1=$ SPBRG value. We used a spreadsheet to run some sample numbers, and the results are in Table 1. To use the technique with a PIC microcontroller, simplify the math to (Timr $1 / 160$ ) $-1=$ SPBRG. You will find that $9600 /(16 \times 60)=160$. This simplification causes a slight error; the rounded off value of SPBRG becomes 27 instead of 28 . The error at 4.4 MHz becomes $2.3 \%$ instead of $-1.22 \%$.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.

# Inline equations offer hysteresis switch in PSpice 

## Christophe Basso, On Semiconductor, Toulouse, France

SMOOTH-TRANSITION SWITCHES are convenient devices in many Spicebased simulators. Their action can greatly ease the convergence process. Unfortunately, these devices lack inherent hysteresis, a helpful feature used to build UVLO (undervoltage-lockout) systems, oscillators, and other systems. Intusoft's (www.intusoft.com) IsSpice4 not only provides users with smooth-transition devices, but also adds the Berkeley Spice primitive switch featuring adjustable hys-
teresis. Figure 1a shows how to wire this component in a simple comparator architecture. Figure $\mathbf{l b}$ shows the resulting $\mathrm{V}_{\text {OUT }}$ versus $\mathrm{V}_{\text {IN }}$ curve. In Cadence's (www.cadence.com) PSpice, the $\mathrm{S}_{1}$ primitive switch implements a soft transition between $\mathrm{R}_{\text {ON }}$ and $\mathrm{R}_{\text {OFF }}$, but $\mathrm{V}_{\text {ON }}$ and $\mathrm{V}_{\text {OFF }}$ are simply the final levels that reflect the specifications for $\mathrm{R}_{\mathrm{ON}}$ and $\mathrm{R}_{\mathrm{OFF}}$. To incorporate some hysteresis, you just need to add some analog-behavioral-model sources to help tailor our switching
events. Figure 2 shows how you can derive the new device with adjustable hysteresis.

Listing 1 is the complete PSpice netlist for the switch. The inputs V (plus) and V (minus) route the switch-control signal to the Bctrl behavioral element. (A b element in IsSpice4 becomes a "value" E source in PSpice.) When the switch is open (Bctrl delivers logic 0 ), the reference node (node ref) becomes armed at the highest toggling point ( 7 V in Figure 2's

Figure 1

(a)
(b)

$$
\mathbf{v}_{\mathbb{N}}(\mathrm{V})
$$

This switch circuit (a) toggles at 7 V and resets at 3 V , yielding 4 V hysteresis (b).


Some analog-behavioral-model sources and a primitive $S$ switch yield a switch with adjustable hysteresis.

Figure 3
example). When the input voltage increases, it crosses the ref level, and Bctrl switches high. Switch $S_{1}$ closes and authorizes the current to flow in its terminals through $\mathrm{R}_{\mathrm{ON}}$. At this time, the Bref source has detected that $S_{1}$ is closed and now modifies its reference node to the second level ( 3 V in the example). When the input voltage drops, it crosses the 7 V level, but no action takes place, because ref has changed to 3 V . When the input voltage finally crosses $3 \mathrm{~V}, \mathrm{~S}_{1}$ opens and applies $\mathrm{R}_{\text {OFF }}$ between its terminals. Figure 3 shows the PSpice simulation results, confirming the 4 V hysteresis. Figure 4 shows how to build a simple RC test oscillator, using the PSpice-derived hysteresis. You can download the PSpice netlist from the Web version of this article at www.ednmag.com.

Is this the best Design Idea in this issue? Vote at www.ednmag.com.


Figure 4
A switch with hysteresis and a few passive elements produce an RC oscillator.

## LISTING 1-PSPICE NETLIST FOR SWITCH WITH HYSTERESIS

.subckt SWhyste NodeMinus NodePlus Plus Minus PARAMS; RON=1 ROFF=1MEG VT=5 VH=2 55 NodePlus NodeMinus 80 smoothSW
EBcrtl 80 Value $=\{\operatorname{IF}(\mathrm{V}($ plus $)-\mathrm{V}($ minus $)>\mathrm{V}($ ref $), 1,0)\}$
EBref ref1 O Value $=\{\operatorname{IF}(\mathrm{V}(8)>0.5,\{\mathrm{VT}-\mathrm{VH}\},\{\mathrm{VT}+\mathrm{VH}\})\}$
Rdel refI ref 100
Cdel ref O 100p IC=\{VT+VH\}
Rconv1 8010 Meg
Rconv2 plus 0 10Meg
Rconv3 minus 0 10Meg
.model smoothSW VSWITCH (RON=\{RON\} ROFF=\{ROFF\} VON=1 VOFF=0)
.ends SWhyste

