

Edited by Bill Travis and Anne Watson Swager


## μC eliminates offboard EEPROM with “virtual-EEPROM” routines

Wallace Ly, National Semiconductor Corp, Santa Clara, CA

**C**OP8FLASH μCs let you allocate some of their internal flash memory as a nonvolatile storage space. This line of flash μCs accomplishes this task by accessing some memory functions built into the boot ROM. In addition to some of these memory functions, the COP8flash μC can initiate and control in-system programming under software. You can use “virtual EEPROM,” although not truly EEPROM, to mimic the behavior of the storage space of an offboard EEPROM. Note that the flash inside the COP8flash μC is not just renamed E<sup>2</sup>. This fact has significant implications because the flash μC is rated for 100,000 erase/write cycles and 100-year data retention.

**Figure 1** depicts how you can allocate a 128-byte virtual EEPROM. Although users may not write over the same byte twice, they may modify RAM contents. Additionally, you can “shadow” the flash μC with RAM. If users want to permanently save the contents of the virtual

**Figure 1**




This example of a 128-byte virtual EEPROM shows how you can mimic the behavior of the storage space of an offboard EEPROM.

EEPROM, then they may execute a “flush” to dump the contents of the modified RAM into the flash μC.

A system designer may bring up the issue that the “dumping” of the RAM into the flash μC may take too long. However, the opposite is true if you take the following into consideration: A typical write to the flash μC takes a few microseconds, and a page erase takes 8 msec, independently of the μC system clock. So, the dumping process may take less than 10 msec. However, a designer is hard-pressed to find an offboard serial EEPROM that has less than 100 msec of access time.

**Figure 2** shows how to visualize the sample virtual-EEPROM code. As you shadow the flash μC, you write bytes to the RAM, and a WRITE\_COUNTER decrements. When the WRITE\_COUNTER equals 0, the routine flushes the contents of the RAM. The flash μC then saves the contents of the RAM.

**Figure 2**



When the WRITE\_COUNTER equals 0, the routine flushes the contents of the RAM.

A system designer can set the WRITE\_COUNTER to 0 to immediately copy

μC eliminates offboard EEPROM with “virtual-EEPROM” routines .....	123
Medical timer warns when pills are due .....	124
Temperature monitor and fan controller reduce fan noise.....	128
Circuit forms random bit-sequencer generator .....	132

the contents of the RAM into the flash  $\mu$ C. You can download the Virtual EEPROM C code from EDN's Web site, [www.ednmag.com](http://www.ednmag.com). Click on "Search

Databases" and then enter the Software Center to download the file for Design Idea #2688.

Is this the best Design Idea in this issue? Vote at [www.ednmag.com/ednmag/vote.asp](http://www.ednmag.com/ednmag/vote.asp).


# Medical timer warns when pills are due

JM Terrade, Clermont-Ferrand, France

**S**OME PEOPLE NEED to take medication at precise, regular intervals. When you're in a hospital, a medical staff is present to ensure that you take your medication on time. But when you're taking medication at home, you must frequently look at the clock—a clear annoyance. When my wife was pregnant, she needed to take medication every two hours from 8 am to 10 pm. To help her time the two-hour intervals, I built the battery-powered circuit in **Figure 1**. The circuit derives its power from a 9V PP3 battery. All the ICs are CMOS-based; the low power consumption of the circuit allows one-week autonomy. When you

**TABLE 1—TIMING DETAILS FOR CIRCUIT IN FIGURE 1**

	IC <sub>2</sub>		IC <sub>3</sub>	
	Positive edge	Period	Positive edge	Period
Q1	0.858 msec	1.17 msec	3.51 sec	7.03 sec
Q2	1.717 msec	3.43 msec	7.03 sec	14.06 sec
Q3	3.433 msec	6.866 msec	14.06 sec	28.12 sec
Q4	6.866 msec	13.73 msec	28.12 sec	56.25 sec
Q5	13.73 msec	27.5 msec	56.25 sec	112.5 sec
Q6	27.46 msec	55 msec	112.5 sec	225 sec
Q7	54.93 msec	110 msec	225 sec	7.5 minutes
Q8	109.86 msec	220 msec	7.5 minutes	15 minutes
Q9	219.7 msec	439 msec	15 minutes	30 minutes
Q10	439 msec	878 msec	30 minutes	One hour
Q11	879 msec	1.758 sec	1 hour	Two hour
Q12	1.758 sec	3.51 sec	2 hour	Four hour



**Figure 1**


The buzzer in this circuit sounds at precise two-hour intervals.

press the start button, BP<sub>1</sub>, a two-hour delay commences. During this delay, LED LD<sub>1</sub> flashes to indicate the delay is in progress and the battery voltage is satisfactory. After the two-hour delay elapses, the buzzer, BZ<sub>1</sub>, emits short beeps for one minute. If you don't press the start button again, LD<sub>1</sub> stays lit continuously to indicate that the delay has elapsed. Pressing the start button initiates a new two-hour delay cycle.

IC<sub>1</sub>, a 555 timer, operates as an astable multivibrator and produces a rectangular waveform at its output. The period should be equal to 858.3 μsec. P<sub>1</sub> and P<sub>2</sub> permit gross and fine adjustments of the period. For the two-hour delay, P<sub>1</sub> yields a ±20-minute adjustment; P<sub>2</sub> produces a ±2-minute adjustment. For a precise adjustment, observe the Q7 output of IC<sub>2</sub> and trim to obtain a period of 110 msec. IC<sub>2</sub> is a 2<sup>12</sup> divider whose Q12 output has a 3.51-second period. This output connects to IC<sub>3</sub>'s clock input. IC<sub>3</sub> then yields a 14,400-second period, or four hours. The circuit detects the positive edge of Q12, which occurs after two hours. Changing the connection to IC<sub>3</sub> to another output or trimming P<sub>1</sub> and P<sub>2</sub> allows you to set different delays. **Table 1** shows the timing details for the various outputs of IC<sub>2</sub> and IC<sub>3</sub>.


**Figure 2** shows timing details for the first two hours after asserting start for the circuit in **Figure 1**. Q12 of IC<sub>3</sub> is at a low level, and transistor Q<sub>1</sub> is off. Thus, D<sub>1</sub> and D<sub>2</sub> cannot conduct. To light LD<sub>1</sub>, Q<sub>2</sub> and Q<sub>3</sub> must be on, which is the case when Q9 to Q12 of IC<sub>2</sub> are at a high level. This high-level condition occurs for 220 msec every 3.5 seconds. This time period might seem short, but R<sub>1</sub>'s low value and the choice of a high-luminosity LED makes LD<sub>1</sub>'s flashing clearly visible. **Figure 3** shows timing details after the two-hour time-out delay. Q12 of IC<sub>3</sub> assumes a high level, and Q<sub>1</sub> grounds Point C. As a result, D<sub>1</sub> conducts, and LD<sub>1</sub> stays continuously on, indicating that the delay has terminated. D<sub>2</sub> conducts when Q<sub>4</sub> and Q<sub>5</sub> are on, and the buzzer sounds. These transistors turn on when Q5 of IC<sub>3</sub> is at a low level and Q10 and Q12 of IC<sub>2</sub> are at a high level. These conditions occur for 439 msec every 1.8 seconds, for a

**Figure 2**



These waveforms show what elapses in the circuit of Figure 1 during the two-hour time-out.

**Figure 3**



The buzzer sounds, and the LED stays on after the two-hour time-out.

total duration of 56 seconds. This time period might seem short, but it is long enough to create an audible beep. The start button restarts the cycle.

**Is this the best Design Idea in this issue?** Vote at [www.ednmag.com/ednmag/vote.asp](http://www.ednmag.com/ednmag/vote.asp).

# Temperature monitor and fan controller reduce fan noise

David Hanrahan, Analog Devices Inc, Limerick, Ireland


**T**HE SCHEME IN **Figure 1** reduces system acoustic noise by running system fans at their optimum speeds for a given temperature. IC<sub>1</sub> combines ±1°C-accurate temperature measurement of three temperatures with automatic fan-speed control of two channels. A two-wire serial interface allows you to oversee critical temperature and fan-speed data. NPN transistors, such as the 2N3904, can measure temperatures in remote locations. The microcontroller interface allows you to connect an LCD to display all monitored parameters.

You program IC<sub>1</sub>'s automatic-fan-speed-control function using T<sub>MIN</sub> and T<sub>RANGE</sub> (**Figure 2**). T<sub>MIN</sub> is the temperature at which the fan automatically turns on and runs at minimum speed. T<sub>RANGE</sub> is the temperature-to-fan speed-control slope, with options of 5, 10, 20, 40, and 80°C. Choosing one of the T<sub>RANGE</sub> options allows you to define how the fan reacts to temperature variation.

An example of programming IC<sub>1</sub> follows. Setting Configuration Register 1 (Reg 0x00) to 0x99 starts the device in automatic-fan-speed-control mode, with the FANFAULT function enabled. A setting of Remote Temp 1 T<sub>MIN</sub>/T<sub>RANGE</sub> (Reg 0x25)=0x63 sets T<sub>MIN</sub> for fan 1 to 48°C and T<sub>RANGE</sub> to 40°C. The Fan reaches full speed at 88°C. A setting of Remote Temp 2 T<sub>MIN</sub>/T<sub>RANGE</sub> (Reg 0x26) = 0x62 results in a T<sub>MIN</sub> for Fan 1 of 48°C and a T<sub>RANGE</sub> of 20°C. The fan reaches full speed at 68°C.


The fan runs at low speed until the system requires a higher level of cooling. The fan speed responds automatically to temperature variation, reducing acoustic noise (**Figure 3**). You can program additional features, such as fan spin-up time and minimum fan speed. The automatic-fan-speed-control mode allows flexi-

**Figure 1**



A scheme with multiple temperature-measurement and fan-control channels can run system fans at the optimum speeds for a given temperature.

**Figure 2**



The values of T<sub>MIN</sub> and T<sub>RANGE</sub> set the parameters of the automatic-fan-speed control loop.

bility over which temperature channel controls each fan. You can also decide that the maximum speed calculated for all temperature channels controls the fans.


**Figure 4** shows the circuit diagram for the temperature-monitor/fan-control circuit. The PIC16C84 writes the configuration settings to IC<sub>1</sub> and optionally drives an LCD. The μC bit-bangs pins 2 and 3 to provide serial clock and data for IC<sub>1</sub>. The μC reads and displays all temperatures and fan speeds. The LEDs that connect to the THERM and FANFAULT

outputs illuminate whenever an over-temperature condition occurs or a fan fails. The THERM output is a fail-safe output that goes low if a preprogrammed overtemperature THERM limit is exceeded. In the event of an overtemperature condition, both fans automatically run at full speed. If some external device pulls the THERM pin low, the fans also run at full speed. The FANFAULT pin signals catastrophic fan failure. If one fan fails, the second fan automatically spins at full speed to compensate for the loss


of airflow. Should the failing fan recover or be replaced, both fans automatically return to their normal operating speeds.

You can extend this idea for multiple fans with redundant cooling using two ICs to monitor six temperature zones (Figure 5). This scheme cross-connects the THERM and FANFAULT signals. The same pin drives fans A<sub>1</sub> and A<sub>2</sub>, which will run at the same speed. Likewise, fans B<sub>1</sub> and B<sub>2</sub> connect in parallel to a common FET. Fans C and D are redundant coolers that the system uses only if it gets excessively hot or a fan fails. If either fan A<sub>1</sub> or A<sub>2</sub> fails, fans B<sub>1</sub> and B<sub>2</sub> automatically run at full speed. The FANFAULT output of IC<sub>1</sub> asserts low, pulling THERM of IC<sub>2</sub> low,

**Figure 3**



**Automatic-fan-speed control reduces acoustic noise.**




**Figure 4**

**The  $\mu$ C bit-bangs pins 2 and 3 to provide serial clock and data for IC<sub>1</sub> and reads temperatures and fan speeds.**

which causes redundant fans C and D to run at full speed. If either fan B<sub>1</sub> or B<sub>2</sub> fails, fans A<sub>1</sub> and A<sub>2</sub> automatically run at full speed. The  $\overline{\text{FANFAULT}}$  output of IC<sub>2</sub> pulls  $\overline{\text{THERM}}$  of IC<sub>1</sub> low, causing fans A<sub>1</sub> and A<sub>2</sub>

to run at full speed. Fans C and D also automatically run at full speed. If the faulty fan is replaced, all fans return to their normal operating speeds.  $\overline{\text{FANFAULT}}$  signals alert the system to fan failure.

**Is this the best Design Idea in this issue?** Vote at [www.ednmag.com/ednmag/vote.asp](http://www.ednmag.com/ednmag/vote.asp).



**Figure 5**

Using two ICs provides for monitoring six temperature zones.

## Circuit forms random-bit-sequence generator

*Przemyslaw Krehlik and Lukasz Sliwczynski,  
University of Mining and Metallurgy, Krakow, Poland*

A RANDOM-BIT-SEQUENCE generator is basic equipment for prototyping and testing any data-transmission system. You use such a generator when measuring BER (bit-error rate) and pattern-dependent effects in a transmission system. Such effects can include baseline wander, pattern-dependent data jitter, and recovered-clock jitter. Most sequence generators yield a PRBS (pseudorandom bit sequence) from a shift register with appropriate feedback. Thus, the sequence has limited length, and the generator continuously repeats the same pattern. The generator in **Figure 1** overcomes these limitations by us-

ing random noise to form the outgoing data stream. The circuit uses the ECLinPS logic family (**Reference 1**). The MC10EL16 liner receiver converts the incoming noise to a digital signal. Next, a rising clock edge of the first MC10EL31 flip-flop samples this random signal. Ideally, this flip-flop should provide a random bit sequence.

Unfortunately, when the data at the flip-flop's input changes simultaneously with the clock's rising edge, the flip-flop may fall into a metastable state. Thus, the resulting output state is indeterminate, and a significantly extended propagation delay may result, producing

a jitter in the generated bit sequence (**Reference 2**). The second MC10EL31 flip-flop eliminates the jitter problem. We tested the generator with clock frequencies to 1 GHz and observed no anomalies in the output eye pattern or frequency spectrum. Note that the ECLinPS devices are ultrafast ICs, so you need to exercise special care in your pc-board design. You should terminate the generator's inputs and outputs with 50 $\Omega$ , keep all connections short, and decouple all ICs with local capacitors. You can use a circuit from **Reference 3** for a noise source. The voltage of the noise source should be 100 mV to 1V rms, and

its frequency spectrum should be at least equal to the clock frequency.

REFERENCES


1. High Performance ECL Data, Motorola, 1995.

2. Metastability and the ECLinPS Family, Motorola Application Note AN1504.

3. Sliwczynski, Lukasz, "Zener diode and MMICs produce true broadband noise," *EDN*, Oct 14, 1999, pg 158.

**Is this the best Design Idea in this issue?** Vote at [www.ednmag.com/ednmag/vote.asp](http://www.ednmag.com/ednmag/vote.asp).

**Figure 1**



**This generator produces truly random bit sequences at frequencies to 1 GHz.**