Edited by Bill Travis and Anne Watson Swager

## **Delay line aids in one-shot simulations**

Christophe Basso, On Semiconductor, Toulouse, France

ANY DESIGNERS USE small pulse generators to delay signals, open timing windows, drive sample/hold circuits, and other functions. Though the hardware implementation of these generators does not pose any problems, the lack of dedicated circuitry sometimes puzzles the Spice simulation of the system. A common approach to this problem is to implement a time constant involving a resistor, a capacitor, and a comparator. Unfortunately, each time you need a time constant, you must recalculate the resistor value, the capacitor value, or both. Despite the fact that inline equations can do this job for you, delay lines can often offer a smarter solution. Figure 1 shows the implementation of a



Delay line aids	
in one-shot simulations	
Sine-wave generator outputs	
precise periods	
High-voltage current-feedback	
amplifier is speedy	
AC-nower monitor	
	170

small pulse generator. The operating principle of the circuit lies in applying two "1" levels to the AND-gate input before the delay line switches high. Figure

> SINE MODULATION

**Figure 3** 

<sup>gn</sup>ideas

2 shows the signals associated with the circuit in Figure 1. Listing 1 shows netlists for Intusoft's IsSpice4 and Cadence's PSpice.



This PWM application is a sample/hold circuit in Spice-simulation nomenclature.



Figure 3 shows a typical application circuit for the one-shot multivibrators. You can use IsSpice4 or PSpice to simulate this sample/hold circuit. Figure 4 shows the waveforms associated with the circuit in Figure 3. A PWM signal (top waveform) generates a kind of arbitrary staircase signal. The multiplier, X4, sinusoidally modulates the PWM signal. The circuit cascades two small pulse generators (SMALLPULSE). One creates a delay signal to sample at a given time (X1, 70 nsec); the other calibrates the width (X3, 20 nsec) of the sampling signal (second waveform). The third waveform in Figure 4 shows the sinusoidally modulated signal; the fourth waveform is the sampled signal. You can download the Is-Spice4 and PSpice listings for three oneshot types from EDN's Web site, www. ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea #2680.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.



#### LISTING 1-NETLIST FOR MONOSTABLE SHORT-PULSE GENERATOR

#### IsSpice4

.SUBCKT SMALLPULSE In Out {DELAY=30 X5 In 2 UTD PARAMS: TD=DELAY X6 In 3 Out AND2 X8 2 3 INV .ENDS **\*INCLUDE MNFLOPS.LIB** \*\*\*\*\*\* \*\*\*\*\*\* MODELS \*\*\*\* .SUBCKT UTD 1 2 {TD=???} **RIN 1 0 1E15** E130101 T1 3 0 2 0 Z0=1 TD={TD} R1201 .ENDS \*\*\*\*\*\* SUBCKT INV 1 2 B1 4 0 V= V(1)>800M ? 0 : 5V RD 4 2 100 CD 2 0 10P ENDS INV SUBCKT AND2 1 2 3 B1 4 0 V= (V(1)>800M) & (V(2)>800M) ? 5V : RD 4 3 100 CD 3 0 10P .ENDS AND2 ......

#### **PSpice**

u}	SUBCKT SMALLPULSE In Out PARAMS: DELAY=3u X5 In 2 DL PARAMS: TD={DELAY} X6 In 3 Out AND2 X8 2 3 INV .ENDS
	****** MODELS **** .SUBCKT DL 1 2 PARAMS: TD=500n *
	RIN 101E15 E1 30101 1 302 0 70-1 TD=(TD)
	R1 20 1 ENDS DL
	**** 1 INPUT INVERTER **** SUBCKT INV 1 2
	EB140 VALUE = { IF $(V(1) > 800M, 0, 5V )$ } RD 42100 CD 2010P .ENDS INV
100m	******** **** 2 INPUT AND CIRCUIT **** .SUBCKT AND2 1 2 3
	EB1 4 0 VALUE = { IF ( (V(1)>800M) & (V(2)>800M), 5V, 0 ) } RD 4 3 100 CD 3 0 10P
	ENDS AND2 *******



# Sine-wave generator outputs precise periods

JM Terrade, Clermont-Ferrand, France



IC, contains the generator and comparator. The sync signal at point F drives the counter, IC<sub>2</sub>. The setting of S<sub>1</sub> determines the end of count and thus the number of periods, N, at the output.



soidal wave. The scheme has two main characteristics: The positive edge of a 5V signal triggers the input, and the output is one to 15 periods of a 20-MHz signal, adjustable to within  $\pm 10\%$ .

Initially, the trigger input is inactive, the generator is disabled, and the counter is loaded with the number N. When the trigger input becomes active, the counter waits, and the end-count output enables the generator. A sine wave appears at the output. At the end of each period of the sine wave, the comparator produces a sync signal that drives the counter's clock input. When N periods of the output wave have occurred, the endcount signal disables the generator.

In the actual circuit, a MAX038, IC<sub>1</sub>, is the generator (Figure 2). This IC contains the sine-wave generator and the comparator. The sync signal is available at Pin 14. The counter has to be fast enough to stop the generator before the next output period starts. The 74AC191, IC<sub>2</sub>, is a 4-bit up/down counter with preset inputs. NAND gates  $IC_{3A}$  and  $IC_{3B}$  disable the counter after the end-count goes active. A one-shot circuit, IC<sub>54</sub>, ensures that the input trigger pulse is long enough to allow 15 pulses. A MOS switch, IC<sub>4</sub>, short-circuits the oscillator capacitor,  $C_1$ , to stop IC<sub>1</sub>'s generator. If the circuit simply grounds C<sub>1</sub> to stop the generator, the output voltage is not zero. To obtain a zero output voltage, the circuit connects input Pin 5 of IC, to a negative 0.5V-dc voltage generator comprising an LF356N and associated components.

Because the signal at Pin 5 of IC<sub>1</sub> goes positive and negative, IC<sub>4</sub>'s switch requires a  $\pm 5V$  supply. The level for the command signal also has to swing positive and negative. MOS transistor Q<sub>1</sub> provides the level-shifting from 0 to 5V logic levels to  $\pm 5V$ , or 4016, logic levels. NAND gates IC<sub>3C</sub> and IC<sub>3D</sub> allow a fast drive for Q<sub>1</sub>.

The circuit's operation consists of three timing periods: load N with trigger input inactive, down-count with trigger input high, and disabled (**Figure 3**). When the trigger input is inactive, one-shot  $IC_{5A}$  is inactive. The level at Point B in the circuit is low, and counter IC, is



A timing diagram that corresponds to three periods shows the precise sine-wave output at S.

TABLE 1-WAVEFORM-SHAPE SETTINGS		
A <sub>0</sub>	A,	Waveform
Х	1	Sine
0	0	Square
1	0	Triangle

continuously loading the number N that you program using S<sub>1</sub>. The level at D is high, and the counter can't run. The voltage at C is low. The circuit connects NAND gates  $IC_{3C}$  and  $IC_{3D}$  in parallel to provide more current to drive Q<sub>1</sub> faster during switching. C2 is also necessary to drive Q1 faster. These NAND gates invert the level at D, and  $Q_1$  is on, driven with 0V through R<sub>1</sub>. Thus, a 5V level is present at E, and the IC<sub>4</sub> switches are on. Potentiometer R<sub>3</sub> controls the voltage at G; the LF356N acts as a voltage follower. The  $10\Omega$  resistor, R<sub>2</sub>, prevents oscillations during switching. C1 and the MAX038 input represent the charge impedance. The four switches of IC<sub>4</sub> connect in parallel to present a lower resistance of  $200\Omega/4$ , or approximately 50 $\Omega$ , of total

resistance. The switches apply the voltage at G to Pin 5 of  $IC_1$ , which stops the internal oscillator. The levels at the signal output and at the sync output, F, depend on the voltage at Pin 5. The

voltage at F needs to be 5V, and the voltage at Signal Out needs to be as close to 0V as possible. You need to carefully adjust  $R_3$  to match these conditions. The output voltage is just over 0V when G is close to -0.5V.

When the trigger input goes high, oneshot IC<sub>5A</sub> starts running. The voltage at B also goes high for 10 µsec. This delay must be longer than 16 periods of the output signal. The voltage at D now goes low and enables the counter. As before, IC<sub>3C</sub> and IC<sub>3D</sub> invert the level at D, and the 5V drive turns off Q<sub>1</sub>. A -5V level is present at E, and IC<sub>4</sub> switches are off. The internal oscillator of IC<sub>1</sub> is now running, and a signal is present at the output, S. Each time the output signal is positive, the sync output at F is also positive. At the



end of each period, a positive-going edge appears at F. Each positive edge at F makes counter IC, count down by one.

When the circuit has produced N periods at S, the voltage at C goes high, which indicates end of count. The voltage at D goes high and disables the counter.  $IC_{3C}$  and  $IC_{3D}$  invert the voltage at D, and the resulting 0V drive turns on

 $\rm Q_1.~A~5V$  level is present at E, and  $\rm IC_4$  switches are on. The internal oscillator of  $\rm IC_1$  stops, and the output signal at F returns to zero. Before returning to the original state, the signal at B should return to zero, which happens after the end of the delay that one-shot  $\rm IC_{5A}$  produces.

All is now ready for another train of pulses. Using  $S_1$ , you can program the cir-

cuit for one to 15 pulses. The circuit can produce other signal shapes, depending on how you connect  $A_0$  and  $A_1$  of IC<sub>1</sub> (**Table 1**). You can also replace  $S_1$  with a  $\mu$ C to produce any pattern of pulses.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

### High-voltage current-feedback amplifier is speedy

Joseph Ting, Institute of Atomic and Molecular Sciences of the Academia Sinica, Taipei, Taiwan

HE CIRCUIT IN FIGURE 1 powers a microparticle and nanoparticle ion trap through a 1-to-5turns-ratio, high-voltage transformer. It also works successfully as a driver for a piezo-tube scanner and in a near-field scanning optical microscope. The circuit is robust and works with supplies ranging from  $\pm 50$  to  $\pm 230$ V. The measured parameters at  $\pm 230$ V supply voltage are gain of 26-dB from dc to -3-dB point at 7 MHz; output swing of  $\pm 200$ V, rise and fall times of 70 nsec for an output step of 350V, slew rate of 4100V/µsec, and supply current of 56 mA.

The red LEDs,  $D_1$  and  $D_2$ , in **Figure 1** provide a 1.8V drop; the LEDs are more rugged than precision IC voltage references. The current supply for IC<sub>1</sub> comes from R<sub>1</sub> and the source comprising  $D_1$ ,  $R_2$ ,  $R_3$ , and  $Q_1$ .  $R_3$ 's trimmed value is such that Q<sub>2</sub>'s quiescent current is approximately 15 mA. You can determine this current by measuring the voltage drop across R<sub>4</sub>. The same adjustment also controls the output-voltage offset.  $IC_2$  is a unity-gain, high-current driver for Q<sub>2</sub>. D<sub>3</sub> prevents IC,'s input from going more negative than its negative supply.  $Q_3$ ,  $D_4$ ,  $C_1$ , and  $R_5$  provide the negative bias for IC<sub>2</sub>. Q<sub>4</sub> is an output-current limiting switch.  $Q_4$  starts to turn on at  $I_{OUT} = 290$ mA. You can replace the bipolar transistors C3955 (npn,  $Q_2$  and  $Q_6$ ) and A138 (pnp,  $Q_3$  and  $Q_7$ ) by equivalents as long as they have the following minimum specs:  $V_{CEO} \ge 250V$ ;  $I_C \ge 100$  mA, and  $f_{T} \ge 100 \text{ MHz}.$ You should mount all the power tran-



This high-voltage, current-feedback amplifier slews at 4100V/µsec.



sistors in individual finned heat sinks with an overhead 3-in. fan for cooling. The pc-board layout is not critical and needs no ground plane. However, you must use single-point grounding to minimize ringing. For the component values shown, the circuit is very stable and needs no compensation capacitors. Figure 2 shows a large-signal response for a ±9V, 1-MHz square-wave input. This circuit has a fixed gain of 20. For higher gains, you can increase the values of  $R_6$  and  $R_7$ .

For lower values, it is better to insert an attenuator at the input, because smaller values of R<sub>2</sub> and



 $R_7$  may result in excessive dissipation. Do not change the value of  $R_8$ , because it is optimized for speed. Be cautious when measuring and using this circuit, because it harbors lethal voltages. The National Science Council of Taiwan sponsored this project.

The circuit has a clean square-wave response with minimal overshoot and no ringing. Is this the best Design Idea in this issue? Vote at www.edn mag.com/ednmag/vote.asp.

### AC-power monitor uses remote sensing

Sanjay R Chendvankar, Tata Institute of Fundamental Research, Colaba, Mumbai, India

HE DETECTION CIRCUIT In the Design Idea "Circuit monitors ac-power loss" (*EDN*, Nov 24, 1999, pg 172) requires a physical connection with the mains to sense the power loss. The circuit in **Figure 1** senses the power loss through the radiated power-line signal. The battery-operated circuit has a quiescent-current drain of approximately 2 µA. The antenna, which is either a telescopic antenna or simply an approximately 2-ftlong wire, intercepts the radiated

power-line signal. The CMOS inverters,  $IC_{1A}$  and  $IC_{1B}$ , amplify this weak signal and convert it into a digital signal.  $D_1$  and  $C_1$  generate a steady dc voltage at the input of  $IC_{1C}$ .  $D_1$  prevents discharge of  $C_1$  through the output of  $IC_{1B}$  when the square wave at this output periodically goes to a low level. Inverters  $IC_{1D}$ ,  $IC_{1E}$ , and  $IC_{1F}$  connected in parallel enhance the current-sink capacity for sinking the piezo-buzzer current. When the ac mains is present, the output of  $IC_{1C}$  is



A low level at the outputs of  $IC_{1D}$ ,  $IC_{1E}$  and  $IC_{1F}$  activates the piezo-buzzer and warns of ac-line failure.

low; hence, the levels of IC<sub>1D</sub>, IC<sub>1E</sub>, and IC<sub>1F</sub> are high, and the buzzer is off. When the ac power fails, the output of IC<sub>1B</sub> goes low; C<sub>1</sub> discharges through R<sub>1</sub>; and IC<sub>1D</sub>, IC<sub>1E</sub>, and IC<sub>1F</sub> go low. This level activates the piezo-buzzer and warns of ac-line failure. Switching off the battery power

deactivates the buzzer. You can turn  $S_1$  on after ac power resumes.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.