Edited by Bill Travis and Anne Watson Swager

# PWM circuit controls sensor's AGC

Dongjie Cheng, Allegro Microsystems, Willow Grove, PA

LL ELECTRONIC SENSORS have their limits on working distances and environmental tolerances. Dynamic range defines a sensor's maximum allowable variations in the signal amplitude. ACG (automatic gain control) finds widespread use in systems to extend the dynamic range. Applications using photoelectric or ultrasonic techniques involve both emission and detection energy. In many cases, the emission first establishes a background receiver signal as a reference, and the receiver monitors the signal and detects any changes against this reference. It is often desirable to maintain the background signal at a moderate level so that the sensor works within its limits. A signal that is too weak cannot produce a significant SNR, and a signal that is too strong can disable the sensor by saturation or produce overheating of the sensor. Designers use different techniques to achieve satisfactory signal handling. The simplest method might be adjusting emission power or the receiver's gain by manually configuring jumpers or switches. An example of an AGC solution is to let a µP constantly adjust emission to a suitable level. Figure 1 shows a simple PWM-

PWM circuit controls sensor's AGC125
Two gates expand ASIC's memory-decoding range <b>128</b>
Dual dc-motor-speed controllers navigate robots130
SDRAM interface slashes pin count <b>132</b>
Minimize communication time between small $\mu$ Cs134



ideas

A PWM circuit provides an AGC function to increase a sensor's dynamic range.

based technique for maintaining the reference signal at an ideal level.

The concept embodied in **Figure 1**'s technique is that, if the sensor sees a strong background signal, the circuit slowly reduces the emission intensity at the fundamental frequency by reducing the pulse width of the emission drive signal. We verified the idea by using Or-CAD/Cadence PSpice modeling, followed by experimental verification. The voltage source, V3, generates a 1-kHz sinusoidal signal named receiver signal. **Figure 2** plots this signal for a half-cycle in the third panel down. The model simulates the receiver's filtered, slowly vary-

ing background signal. IC<sub>24</sub> functions as an inverter. Its output passes through the lowpass filter  $R_2/C_2$  to generate the Control signal in Figure 2, fourth panel down. IC<sub>2</sub>, a 555 timer, acts as a pulsewidth modulator. Its output is a pulse train named PWM emission drive (Fig**ure 2**, first panel). The frequency of the PWM emission drive follows the 10-kHz trigger signal, modeled with V1 and plotted in **Figure 2** in the second panel down. The modeled results in Figure 2 indicate a negative correlation between the width of PWM emission drive and the level of receiver signal. As the receiver signal declines, the control signal widens the puls-





The PWM emission-drive signal gains width (top panel) in response to a declining receiver signal (third panel down).



es of PWM emission drive to boost the sensor's emission power at the fundamental frequency.

The process maintains the width of the PWM signal with the width fluctuating around a stable point. This point depends on the signal strength. If a sensor works near its upper range limit, the signal remains weak despite the increased pulse width, so the stable point shifts toward the maximum pulse width. In this Design Idea, the sensor is sensitive to the 10-kHz fundamental frequency because of a bandpass filter. Therefore, a 50% PWM duty cycle yields the maximum signal amplitude. On the other hand, if a sensor operates near its lower range limit, the pulse width converges to a very narrow width for a medium background signal. The time constant R<sub>1</sub>C<sub>1</sub> in Figure 1 also affects the location of the stable point. A longer time constant pushes the PWM stable point to a higher duty cycle and vice versa. In this case, the R<sub>1</sub>C<sub>1</sub> time constant is half the trigger period (0.05 msec). You usually need to perform a test to determine R<sub>1</sub>, C<sub>1</sub>, or both. The test ensures that 50% is the maximum duty

This circuit proves the validity of the PSpice model for the PWM AGC circuit.



cycle from the modulator. The Trigger signal must be a narrow, negative pulse train.

**Figure 3** shows a hardware setup to test the PSpice model, using an infrared sensor.  $IC_{1A}$  and  $IC_{1B}$  are 555 timers (the dual TLC556 or LM556).  $IC_{1A}$  is a free-running oscillator that supplies the 10-kHz Trigger pulses for the  $IC_{1B}$  PWM circuit.  $IC_{1B}$  drives the IR LED and  $Q_1$ . The 11, 1, and 5.5V voltages come from filtered voltage sources. A transimpedance amplifier first amplifies the 10-kHz photocurrent from the IR photodiode. The signal then goes through a second-stage amplifier and then undergoes filtering and peak detection to generate the quasi-dc receiver signal.  $IC_{2A}$  then inverts the signal to provide the PWM control. The PWM emission drive drives the IR LED in such a way that the IR photodiode receives medium-radiation intensities. Because the receiver's signal amplitude is proportional to the pulse width of PWM emission drive, the sensor constantly tries to reverse any trend of the background signal. In varying the distance between the IR LED and the photodiode, an oscilloscope showed signal behavior as predicted by the model.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

### Two gates expand ASIC's memory-decoding range

Vinh Hoang, Ericsson Inc, Brea, CA

ANY ELECTRONIC CIRCUITS implement chip-select lines on **Figure 1** ning of the design cycle, the chip selects,  $CS_0$  to  $CS_4$ , have defined bases on the memory map (**Figure 1**). Adding functions to the product requires increasing the DRAM space. Now, you must redesign the ASIC so the chip select,  $CS_1$ , can accommodate the new memory space of 04000000 to 0BFFFFFF.

The circuit in **Figure 2** uses two external exclusive-OR gates to expand memory-address-decoding space for the CS<sub>1</sub> signal from the initial range of 04000000 to 07FFFFFF to 04000000 to 0BFFFFFF. When address line  $A_{27}$  is low, exclusive-OR gates IC<sub>1A</sub> and IC<sub>1B</sub> allow  $A_{27}$  and  $A_{26}$ signals to pass through unchanged. In this case, the ASIC decodes the address range 04000000 to 07FFFFFF, according







to the existing memory map. However, when address line  $A_{27}$  is high, which ac-



cesses the address range 08000000 to 0BFFFFFF, both  $IC_{1A}$  and  $IC_{1B}$  act as inverters. Thus, the circuit inverts lines  $A_{26}$  and  $A_{27}$ , so that the ASIC now sees the address range 04000000 to 07FFFFFF instead of 08000000 to 0BFFFFFF. The function of the exclusive-OR gates is to map the CS<sub>1</sub> selected address range of 08000000 to 0BFFFFFF to 04000000 to 07FFFFFF.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

design**ideas** 

## **Dual dc-motor-speed controllers navigate robots**

Shyam Sunder Tiwari, Robotics Software Pvt Ltd, Gwalior, India

OBILE ROBOTS NEED simple and lightweight dc-motor speed-control hardware Figuthat can work with low-power batteries. Flip-flop type navigation systems allow only one motor to operate at a time while the other motor remains off. Navigation direction changes alternatively even when the robot has to navigate through a straight path. Line-tracker robots are of this type.

Zigzag motion lets the robot look at the track toward its left and right such that it can correct its path if necessary. You can drive both motors if this type of motion is undesirable. The circuit in Figure 1 has two independent motor-speedcontrol channels: one for a righthandside motor and the other for a lefthand-side motor. Power to each motor is pulse-width-modulated using a Basic computer program (Listing 1). The power-driver circuit uses npn power transistors,  $Q_1$  and  $Q_2$ . These transistors have high-power-kicking ability that the robotics require. The PC's parallel port directly controls the base of these transistors. LPT port data bit D<sub>o</sub> operates a righthand-side motor, and data bit D<sub>4</sub> operates a lefthand-side motor. Level one



Independent control channels drive righthand and lefthand dc motors.

at the port pin turns on the motor power, and level zero turns off the motor power. If both  $D_0$  and  $D_4$  are set to one, then both motors operate together. Reverse control does not occur. Thus, only one motor needs to operate to turn the robot backward until rotation is complete. You can add feedback sensors to the hardware. These sensors are necessary to know the position of the robot. The circuit works for small dc motors operating from a power source in the range of 3 to 12V.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.





# **SDRAM interface slashes pin count**

Tim Hellman, M&M Consulting, Concord, MA

ANY DESIGNS NEED deep buffering but don't require ultrahigh-memory bandwidth. Examples include image and audio processing, as well as some deep-FIFO applications. These designs often use a single  $\times$ 8 SDRAM device that connects to an FPGA or ASIC. This approach solves the buffering problem but also burns a lot of valuable pins, which can be as many as 27 for a single SDRAM device. The design in Figure 1 takes advantage of the burst counter inside the SDRAM to reduce this pin count to 18 by multiplexing the lower eight address lines with the data. The efficiency loss is low; the design requires only one extra clock during the write burst. Figure 1 uses an 8Mx8, 125-MHz SDRAM, but this technique works with any SDRAM.

The read- and write-cycle timing diagrams reveal the secret (**Figure 2**). The **figure** shows a burst of 4, but any power-of-2 burst works. These diagrams assume a 50-MHz system clock, a read latency of 2, and a full-page burst. During the read cycle (**Figure 2a**), the data bus is inactive during the initial portion of

SDRAM by multiplexing the lower address and data lines.



the cycle (when the row and column addresses are presented), so there's no problem with using the data bus to carry address data. A precharge command ends the burst and prepares the RAM for the next access.

For the write cycle, however, some trickery is necessary (**Figure 2b**). Normally, the first byte of write data is presented to the SDRAM with the Write command, along with the starting column address for that burst. By asserting the DQM (data-mask) signal, the SDRAM ignores the data lines during this phase, thus allowing them to be used for the column address.

Note that the DQM signal does not prevent the internal column address from incrementing, however. Thus, the writecolumn address presented with the Write command must be one less than the desired burst starting address. For FIFO designs, this requirement is trivial because you can initialize the write-address col-

During the read cycle (a), the data bus is inactive during the initial portion of the cycle so the data bus can carry address data. During the write cycle (b), asserting the DQM command causes the SDRAM to ignore the data line during this phase, which allows the data lines to carry the column address.



To reduce the interface-pin count to 18, you can take advantage of the burst counter inside the



umn counter to -1 rather than 0. The column-address counter in the SDRAM wraps around at the end of the column, so this approach works even at the beginning of a column.

You can download a simplified version of a FIFO controller that uses this technique, described in the Verilog language, from *EDN*'s web site, www.ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea #2659. The listing omits some of the details, such as SDRAM refresh/init cycles, and FIFO flags, to highlight the portions relevant to this design. This controller uses a simple eight-state finite-state machine to generate the SDRAM control signals and uses a pair of row/column counters to keep track of the FIFO put/get pointers. The special initialization and incrementing of the write row and column pointers satisfies the requirement that the write column start off one behind the desired write address. The code occupies 35% of a small Xilinx SpartanXL-S10 device, and runs at 50 MHz. For the sake of example, all of the outputs are combinatorial, but a true high-speed design should use registered I/O. You can extend this idea to  $\times 16$  SDRAMs and to multiplex a few more of the address lines while getting a boost in memory bandwidth. If you do extend the idea, be careful with SDRAM line A<sub>10</sub> because this line has special meaning during some SDRAM commands. You can also use this technique with double-datarate SDRAMs.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

### Minimize communication time between small $\mu$ Cs

Abel Raynus, Armatron International Inc, Melrose, MA

HEN DESIGNING A multicontroller system, it is convenient to organize the communication between µCs via one wire line. Unfortunately, low-end µCs have no serialinterface capabilities like their more expensive counterparts. Low-end µCs have no SCI (serial-communication-interface, SPI (serial-peripheral interface), or SIOP (simple serial-I/O port). Thus, a designer needs to use software tools to create a serial interface (Reference 1). One approach, which uses the external interrupt for message receiving, results in message duration of 13.5 to 21.5 msec. For many applications, this time is unimportant. However, some applications may require you to minimize the message time as much as possible, especially when both the timer and external interrupts are in use. The µC cannot simultaneously execute these interrupt requests, and the external interrupt has a priority. Hence, a message and, therefore, the external-interrupt-service routine that are too long can affect the program-process timing related to timer interrupt.



The data word from the transmitting  $\mu$ C connects to Pin pA0 of the receiving  $\mu$ C, which you program as an external-interrupt input.

You cannot minimize the message time by just changing some number in the program. You must instead use a timemeasurement concept that leads to modification of the whole program (**Figure** 1). The data word from one  $\mu$ C to another comes to Pin pA0, which you program as an external-interrupt input. When an external interrupt occurs, the  $\mu$ C can process this interrupt only when the current instruction execution is complete. This waiting time is always unpredictable and can range from zero to the time of the longest instruction in the pro-



gram (Figure 2). So, this time differs for each user program. Nevertheless, if a program has no exotic instructions, such as SWI (software interrupt) and MUL (multiplication), then the longest instruction can execute in six cycles, which takes 3 µsec for an oscillation frequency of 4 MHz (**Reference 2**). Saving the contents of the CPU registers on the stack and loading the program counter with an external-interrupt vector address take nine more cycles.

Only at this point can the interruptservice routine begin the pulse-width measurement. (You can download the message receiver and transmitter programs EDN's Web site, www. ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea #2682.) After executing three instructions (lines 36 to 38 of the message-receiver program), this process completes in 12 cycles, or 6 µsec. Hence, the width of an external interrupt pulse cannot be less than 10.5 µsec.

From another side, it is more convenient for the transmitter part of the program to use only one subroutine, called Pulse, to generate all the pulses with different widths by changing the number of the loop repetitions (X) only. The loop duration is 5 µsec (lines 43 to 46 of the message-receiver program), so the generated pulse is equal to 5X+2.5 µsec. You can choose the pulse-width values according to your project objectives. In this case, for LOG0 X=2, width=12.5 µsec; for START X=4, width=22.5 µsec; and for LOG1 X=6, width=32.5 µsec. However, as you can see from Figure 2, the pulses that the receiver measures are shorter by 4.5 µsec than transmitted pulses. So, the measured pulses have widths of 8, 18, and 28 µsec. The µC's internal free-running timer/counter is the clock. You can at any time read the value of the first eight stages of this counter from the (TCR) time-counter register. One time count is equal to four machine cycles, or 2 µsec. Note that the pulsewidth measurement must be complete before the TCR overflow that happens every  $2 \times 256$ , or 512 µsec. In the program, the unit of pulse-width value cal-



The  $\mu$ C can service an external interrupt only when it finishes executing the current instruction, and the waiting time can range from zero to the time of the longest instruction in the program.

culated and put into register pW is one timer count (clk). So the widths of LOG0, START, and LOG1 pulses are 4, 9, and 14 clk, respectively. Remember that the moment of beginning and external interrupt processing could be at any time in the range of 3 µsec, or 2 clk, which causes the same variations in the measured pulse width. To overcome this problem, you select the proper pulse width within a fork, which should greater than or equal to 2 clk. In this case, the fork is equal to 4 clk. Finally, you use the following pulse selection logic: 3 clk< LOG0<7 clk, 8 clk<START<12 clk, and  $13 \text{ clk} \leq \text{LOG1} \leq 17 \text{ clk}.$ 

The minimal interval between the two consecutive external-interrupt pulses should be more than the number of interrupt-service-routine cycles plus 19 cycles (**Reference 2**). The service routine's longest path occurs when the program is processing the widest incoming pulse (LOG1), which takes 47 cycles. Thus, the interval between pulses should be more than 47+19=66 cycles, or 33 µsec. Choosing the number of time-loop repetitions of X=10 results in a 52.5-µsec

pause between pulses (lines 48 to 52 of the message-receiver program). With all the above chosen values, the longest message,  $ff_{HEX}$ . lasts 0.84 msec.

The design in **Figure 1** uses a onetime-programmable Motorola MC68-HC705JK1 (Motorola  $\mu$ C, but this idea is applicable to any  $\mu$ C. You would need to recalculate the timed values according to the  $\mu$ C's technical data.

1. Raynus, Abel, "Single wire connects microcontrollers," *EDN*, Oct 22, 1998, pg 102.

2. MC68HC705KJ1/DTechnical Data, Revision 1.0, Motorola.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

References