# design ideas 

# Method sets voltage in multiple-output converters 

## Robert Bell, On Semiconductor, Phoenix, AZ

WHEN YOU DESIGN a transformer for any power converter, you face several compromises.
You must trade off core size against the number of primary turns and flux density. Another trade-off is the number of turns and winding resistance versus the associated losses. After making these trade-offs, you usually arrive at a good compromise that involves the primary and secondary turns. However, if the converter has more than one output, you face a new set of compromises. For highpower, low-output-voltage converters, the number of secondary turns is often very low. In a forward-converter topology, it is common for a 3.3 V transformer to have one turn in its main secondary winding. This one-turn configuration is ideal for lowering winding resistance and associated power losses. For this design, the average output voltage is 3.3 V per turn. So, if you need another output from the converter, that output is a multiple of 3.3 V . For a multiple-output power converter, the ratio between the output volt-
Method sets voltage in multiple- output converters ..... 121
Circuit forms constant-current SCR... ..... 122555 makes handy voltage-to-timeconverter.124
Program predicts VSWR-mismatch RF uncertainties. ..... 124
PC monitors two-way RS-232 transmission ..... 126
Passive filters fill the bill at audio frequencies. ..... 128
Watchdog timer assumes varied roles. ..... 130One microcontroller servesmultiple external interrupts132
desired delta-transformer secondary voltage is $11.2-7.8=3.4 \mathrm{~V}$. Because the primary voltage of the delta transformer is also 7.8 V , the turns ratio of the delta transformer must be $7.8 / 3.4=2.3$. In this example, you can use 10 and 23 turns for the delta transformer. The main-transformer secondary output delivers current only during its on time, and an internal
resistive-voltage drop exists in the secondary output. Therefore, the volt-time product of the main transformer's secondary output is not exactly zero, which is a required condition for the delta transformer's primary to reset. So, you should make the primary winding of the delta transformer resistive to add a small voltage drop in the forward direction or
use a small core gap. You can use this approach in all buck regulators to fine-tune an auxiliary output.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

# Circuit forms constant-current SCR 

Robert Buono, Ringwood, NJ

ATYPICAL SCR (silicon-controlled rectifier) requires a trigger current, which causes the

SCR structure to latch on. Once the device latches, the current through the SCR is solely a function of external component values. The SCR has no inherent ability to limit the current flow once it latches on. Current continues to flow, as long as the current exceeds a minimal value known as the holding current. The circuit in Figure 1 is similar to an SCR, because it also requires a trigger current to latch into its on state. However, once latched, the circuit conducts a constant current. The constant current continues to flow, as long as the external circuitry can provide it, and the minimum compliance voltage of the SCR circuit is satisfied. When these conditions are no longer valid, the circuit latches off. The circuit in Figure 1 provides a constantcurrent pulse to drive an LED with current sourced from a capacitor. You trigger the circuit with a narrow, negative-going pulse. The pulse, coupled through $R_{1}$ and $D_{2}$, turns $Q_{3}$ on. $Q_{3}$ provides base drive to $Q_{1}$. As $Q_{1}$ turns on, current begins to flow through the LED and current-sense resistor $\mathrm{R}_{2}$.

When 0.6 V develops across $\mathrm{R}_{2}$, the cur-rent-limiting transistor, $\mathrm{Q}_{2}$, begins to turn on and shunt base current from $Q_{1}$, through diode $\mathrm{D}_{1} . \mathrm{Q}_{2}$ thus maintains the current through $\mathrm{R}_{2}$ at a constant level $\left(\sim 0.6 \mathrm{~V} / \mathrm{R}_{2}\right)$ by controlling the base current to $\mathrm{Q}_{1}$. At the same time, because the collector voltage of $\mathrm{Q}_{2}$ must be one diode drop lower than the base voltage of $\mathrm{Q}_{1}$

# 555 makes handy voltage-to-time converter 

J Jayapandian, IGCAR, Tamil Nadu, India

The circuit in Figure $\mathbf{1}$ is a simple, low-cost volt-age-to-time converter using the ubiquitous 555 timer chip. You can use the IC's monostable multivibrator as a voltage-to-time converter by connecting the analog-voltage input to the charging resistor, R , instead of connecting R to $\mathrm{V}_{\mathrm{CC}}$. With this modification, the timer chip's output-timing cycle, $\mathrm{t}_{\mathrm{p}}$, is proportional to the input voltage, $\mathrm{V}_{\mathrm{IN}}$. When you apply an input voltage, the voltage across capacitor C charges exponentially according to the formula $\mathrm{V}_{\mathrm{C}}=$ $\mathrm{V}_{\text {IN }}\left(1-\mathrm{e}^{\mathrm{t} / \mathrm{RC}}\right)$, where $R C$ is the

Figure 1


A voltage-controlled monostable multivibrator makes a handy voltage-to-time converter.
time constant of the circuit, with C in farads and R in ohms. During one time constant, the voltage across the capacitor changes by approximately $63 \%$ of $\mathrm{V}_{\mathrm{IN}}$. The output timing of the monostable multivibrator is $t_{p}=1.1$ RC. By keeping RC constant with fixed R and $C$ values and varying the input voltage, $\mathrm{V}_{\mathrm{IN}}$, you obtain variable output timing. The output pulse width in this circuit is inversely proportional to the input voltage.

Is this the best Design Idea in this issue? Vote at www.ednmag. com/ednmag/vote.asp.

# Program predicts VSWR-mismatch RF uncertainties 

Steve Hageman, Agilent Technologies, Santa Rosa, CA

Hewlett-Packard (now Agilent Technologies) once offered a useful little cardboard slide rule for calculating the uncertainty in RF measurements stemming from VSWR (voltage-stand-ing-wave-ratio) mismatch. Unfortunately, this handy device is no longer available. A Visual Basic program accomplishes the same function on a PC, however. You can download the executable program and its associated setup utilities on a blind page at www.sonic.net/ ~shageman/vswr.html. Mismatch uncertainty is one of the most common calculations an RF engineer makes when determining the uncertainty of RF power measurements. The source and load VSWR interact along an unknown length of line to produce some uncertainty in the power measurement. This uncertain-

the VSWR values, which lack phase information. So, one certainty about a measurement is that it lies between some range of values. In reality, even the connectors and the transmission line in the measurement path add uncertainty because their true electrical length and, hence, phase is unknown. So, the true power at the load may be higher or lower than the measured value. The conservative way to account for this error is to assume that the phase is unknown and assume the worst case: The incident and reflected signals interact in the worst possible way-in other words, at the peaks and valleys. You express this scenario as $\operatorname{VSWR}=\mathrm{E}_{\text {MAX }} / \mathrm{E}_{\text {MIN }}$, where $\mathrm{E}_{\text {MAX }}$ and $\mathrm{E}_{\text {MIN }}$ are the maximum and minimum voltages along the line. VSWR is a common specification in data sheets for RF devices,
such as amplifiers, sources, and power meters. VSWR relates to the absolute value of the reflection coefficient $\gamma$ in the expression

$$
\gamma=\frac{1-\mathrm{VSWR}}{1+\mathrm{VSWR}}
$$

and, in turn $\gamma$ relates to the return loss in decibels in the expression $R_{L}=-20 \log _{10} \gamma$. Because the source and load each have a VSWR, the product of the two gives the maximum VSWR: $\mathrm{VSWR}_{\mathrm{MAX}}=\mathrm{VSWR}_{1} \cdot \mathrm{VSWR}_{2}$. The two VSWRs produce a combined return loss, as follows:

$$
\begin{aligned}
& \text { COMBINED } \mathrm{R}_{\mathrm{L}}=-20 \bullet \\
& \text { LOG }\left(\frac{\mathrm{VSWR} 1 \bullet \text { VSWR } 2-1}{\text { VSWR } \bullet \text { VSWR } 2+1}\right) \mathrm{dB}
\end{aligned}
$$

The uncertainty in the total measurement stemming from the source and load VSWRs is Uncertainty $(+)=20 \log _{10}$ $\left(1+\gamma_{1} \cdot \gamma_{2}\right) \mathrm{dB}$, and Uncertainty $(-)=$ $20 \log _{10}\left(1-\gamma_{1} \cdot \gamma_{2}\right) \mathrm{dB}$.
As a result, you have a range of either plus or minus uncertainty. At small VSWRs, the plus and minus converge to the same value. At higher VSWRs, the plus and minus uncertainties diverge, so you need to calculate both. As an example, consider a Hewlett-Packard ESG3000 microwave source operating at 900 MHz. Its VSWR is specified at 1.4 to 1 . Then, assume that you measure the source's output power with a HewlettPackard E4412A power sensor that has a specified VSWR of 1.15 to 1 . If you input these figures into the VSWR Calc program, you obtain the screen shown in Figure 1. The "Copy to Clipboard" func-
tion transfers the VSWRs and the calculated data to the Windows clipboard so that documenting the calculations is easy in any Windows application. (The cardboard slide rule cannot perform this function.) Figure 1 shows the clipboard data of this example. The uncertainty in the example is +0.100 to -0.102 dB . You should know the measurement uncertainty, because it is relatively easy to obtain totally uncertain measurements at high frequencies if the VSWRs are uncontrolled or unknown. The VSWR Calc program is a Microsoft Visual Basic 32bit application that runs on Windows 95, 98, and NT 4.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

## PC monitors two-way RS-232 transmission

Jerzy Chrzaszcz, Warsaw University of Technology, Poland

THE GOAL OF MONITORING transmission in a data link is obvious: You want Figure 1 to know the contents of the data, when it was sent, and by whom. If one of the communicating parties is a PC or another user-programmable controller, then you can modify parameter settings or, at worst, change transmission routines to generate log files or perform other actions. This approach, however, may be inconvenient or impossible to apply in some cases. As an alternative approach, you can use a PC with two serial ports and a monitor program to observe the link itself. The method in Figure 1a needs no access or knowledge of the communicating devices. A C program opens two COM ports and installs interrupt-service routines for IRQ4 and IRQ3. Upon the reception of an interrupt, the routine stores a byte in a common circular buffer with the COM identifier and error flags. The main program displays the contents of the buffer, indicating time intervals in milliseconds between consecutive transfers. Although


You can eavesdrop on RS-232 transmissions by using two COM ports (a); a simple modification (b) adapts the method to PCs with only one COM port.
the program simplifies the time measurement, it preserves the original byte order and correctly reflects time relationships as long as the main program keeps up with transmission speed. If you need greater precision, you can easily modify the program to record time stamps,
along with the data and status bytes, in the circular buffer.

Unfortunately, not all PCs offer two COM ports. This deficiency is a common drawback of notebook computers, which use a second UART controller for IrDA communication. But you can use even
these computers with another version of C to monitor the bidirectional link, provided that the transmission is not fullduplex. A simple interface mixes both data streams onto the receiver input (Figure 1b). One channel connects to the RI (ring indicator) input of the UART. Whatever the byte value, the start bit guarantees that the RITD (ring-indicator trailing edge) bit in the modem-status
register is set. The interrupt-service routine reads the register, clears the RITD flag, and stores its value in a buffer. Thus, the interface is ready for another byte to come from an arbitrary direction. The main program can identify the data source by checking respective bits. You can download the C listings and executable files from EDN's Web site, www.ednmag.com. Click on "Search

Databases" and then enter the Software Center to download the file for Design Idea \#2661. The programs are simple and accept 9600,8 , E, and 1 transmission parameters. You can easily adapt the programs to other formats.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

# Passive filters fill the bill at audio frequencies 

Richard Kurzrok, Queens Village, NY

Low-Frequency filters, particularly at audio frequencies, usually take the form of active filters. These filters eliminate expensive inductors with windings of many turns. Both analog and digital active filters are most compatible with large-scale integration at the subsystem and system levels. However, passive filters remain a viable option when you quickly need low-cost prototypes and test pieces (Reference 1). These filters use no external dc excitation and require no complex pc boards. You can easily wind some filter inductors using manual techniques. Moreover, inductors can handle greater power levels than small-signal active devices. You can construct a simple lowpass filter with a $3-\mathrm{dB}$ cutoff frequency of 10 kHz ; a source/load impedance of $50 \Omega$; five poles; and 0.02-dB-ripple, Chebyshev response. Figure 1 shows the filter's schematic; Table 1 provides the parts list.

Table 2 shows the measured frequency response with $50 \Omega$ source and load impedances. The extremely low passbandinsertion loss indicates that the inductors' unloaded Q is greater than 100 . You could use smaller inductors, such as toroids with $0.5-$ or $0.625-\mathrm{in}$. diameters with acceptable insertion losses (Reference 2). Note that expensive Litz wire is unnecessary. Lowpass filters need much lower inductor unloaded Q values than do most bandpass filters. At very low frequencies, both inductors and capacitors can become large. By using moderate filter-impedance levels, such as 50 or $75 \Omega$ at kilohertz frequencies, inductor values can be lower than 10 mH . With high-permeability in-

Figure 1


A five-pole passive lowpass filter yields sharp cutoff characteristics and low ripple.
ductor cores, fewer turns are required, and hand-winding is usually feasible. However, capacitors become large for lower filter impedances. For the traditional $600 \Omega$ impedance used at audio frequencies, inductors are larger by an order of magnitude. If you reduce the cutoff frequency from 10 to 1 kHz , the inductor values also increase by an order of magnitude.

## Acknowledgment

I acknowledge Ed Wetherhold (Annapolis, MD) for three decades' worth of significant work on low-frequency passive filters and related circuits.

## References

1. Wetherhold, Ed, "Audio Filters for EN 55020 Testing," Interference Engineers' Master, 1998.
2. DeMaw, MF, Ferromagnetic Core Design and Application Handbook, Chapter 3, Prentice-Hall, 1981.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

## TABLE 1-PARTS LIST FOR FIVE-POLE LOWPASS FILTER

| Function | Value | Realization | Quantity |
| :---: | :---: | :---: | :---: |
| Inductors | 1.32 mH | 28 turns No. 26 on Fair Rite toroid No. 597700601-0.825-in. outer diameter $\times 0.525 \times 0.25$ in. thick | Two |
| Capacitors | $0.33 \mu \mathrm{~F}$ | Polypropylene with $2 \%$ tolerance | Four |
| Connectors | BNC female | Four-hole panel receptacle | Two |
| Enclosure | Aluminum box | Hammond 15903/Bud CU-124 | One |
| Board | Cut by hand | Vector board 169PP44C1 | One |
| Standoffs | Male/female | Amatom 9794-SS-0440 | Six |

TABLE 2-MEASURED FREQUENCY RESPONSE FOR LOWPASS FILTER

| Frequency (kHz) | Insertion loss (dB) | Frequency (kHz) | Insertion loss (dB) |
| :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{0 . 1}$ | $\mathbf{1 1}$ | $\mathbf{6 . 5}$ |
| $\mathbf{3}$ | 0.1 | 13 | 15 |
| $\mathbf{5}$ | 0.1 | 15 | 22.6 |
| $\mathbf{7}$ | 0.15 | 20 | 36.5 |
| $\mathbf{8}$ | 0.25 | $\mathbf{3 0}$ | Greater than 50 |
| $\mathbf{9}$ | 0.6 | To 1 MHz | Greater than 50 |
| $\mathbf{1 0}$ | 3.1 |  |  |

## Watchdog timer assumes varied roles

Terry Millward, Maxim Integrated Products, Lambourn Hungerford, UK

The MAX6369-74 SERies of pin-selectable watchdog timers $\qquad$ are designed to supervise $\mu \mathrm{P}$ activity and indicate when a system is working improperly. During normal operation, a $\mu \mathrm{P}$ should repeatedly toggle the WDI (watchdog input) before the selected watchdog-time-out period elapses to indicate that the system is properly executing code. If it fails to do so, the supervisor IC asserts a watchdog output $\overline{\mathrm{WDO}}$ to signal that a problem exists. The cited family of watchdog supervisors are available in SOT23-8 packages and have selectable watchdog-time-out periods and delays of 1.7 msec to 104 sec in seven steps. The ICs also have selectable outputpulse widths of 1.7 or 170 msec , depending on part selection and the state of the: Set 0 , Set 1 , and Set 2 pins. You can use these devices for general-purpose timing functions, especially when low current consumption is important. The ICs consume only 8 mA

A blinking LED allows a 30-to-1 average-current reduction in a power-on indicator.

## Figure 2



This circuit wakes up every $\mathbf{1 0 4} \mathrm{sec}$ to turn on a load for $\mathbf{1 7 0} \mathbf{~ m s e c}$.
Figure 1

typical and 20 mA maximum over temperatures from a 2.5 to 5.5 V supply. With WDI connected to ground or $\mathrm{V}_{\mathrm{CC}}$, the internal timer cycles, pulsing $\overline{\mathrm{WDO}}$ low upon time-out. In addition to the lower current ( 20 versus 120 mA ), the watchdog-timer IC takes less board space and uses no timing resistors or capacitors. The following circuits represent a few examples.

The circuit in Figure 1

Figure 3
$\mathrm{v}_{\mathrm{cc}}$


You must press the reset button for at least 5.2 sec for the reset to take effect.
uses a MX6373 to pulse WDO low for 170 msec every 5.2 sec . The load is a frontpanel power-on LED with a $1-\mathrm{k} \Omega$ current-limiting resistor. By pulsing the LED rather than powering it continuously, the average current decreases by a factor of 30 (88 $\mu \mathrm{A}$ versus 2.4 mA ). The LED thus indicates that the equipment is on while minimizing battery drain. By changing the Set pins to Set $0=0 \mathrm{~V}$, Set $1=$ Set $2=V_{C C}$, you can extend the off time to 17 sec , thus reducing the average current to $32 \mu \mathrm{~A}$. The circuit in Figure 2 is similar to the one in Figure 1 but uses a MAX6371 to turn on a load for 170 msec every 104 sec . The load can be a batterypowered monitoring circuit that remains idle, saving power and then wakes up to make a measurement. The circuit in Figure 3 uses a MAX6373 with its Set inputs configured for timer disabled. If you hold Set 1 low for longer than the watchdog period ( 5.2 sec ), then $\overline{\mathrm{WDO}}$ pulses low. You can use this circuit in applications in which a reset button is on a front panel, for example. You must deliberately depress the button for at least 5.2 sec to trigger a reset. This feature can prevent an accidental reset when someone inadvertently presses the button.

Is this the best Design Idea in this issue? Vote at www. edmag.com/ednmag/vote. asp.

# One microcontroller serves multiple external interrupts 

## Abel Raynus, Armatron International, Melrose, MA



You can use an inexpensive $\mu \mathrm{C}$ to handle multiple external interrupts.

## LISTING 1-MULTIPLE-INTERRUPT TEST ROUTINE


terrupts coming from different sources and to process each of them in a different way? Figure 1 shows a design technique that solves the problem. The method is applicable to any $\mu \mathrm{C}$, such as the 16-pin OTP MC68HC705KJ1 from Motorola. This $\mu \mathrm{C}$ has two options for handling external interrupts: via the IRQ pin triggered by a negative edge or via the pins pA0 to pA3 triggered by a positive edge. You can choose these options as well as the capability to have edge or edge-and-level triggering by setting the proper bits in the MOR (mask-option register).

When you set pins pA0 to pA3 as ex-ternal-interrupt inputs, they connect inside the $\mu \mathrm{C}$ as an OR gate. Hence, you can trigger this $\mu \mathrm{C}$ from five external-interrupt sources. If the number of sources exceeds five, you can wire them through an OR gate to any of the external-interrupt pins. To illustrate the method in the simplest way, assume only three interrupt sources, represented by pushbutton
switches $S_{1}$ to $S_{3}$ (Figure 1). You can simplify the interrupt-service routines to operate with only two LEDs. The use of the LEDs provides the opportunity to visualize and verify the interrupt process. After initialization, both LEDs turns off. The system waits for the first interrupt from $S_{1}$. As a result of the interrupt, the green LED turns on. The system again waits for the next interrupt from $S_{2}$, and the red LED turns on. During the waiting period, the $\mu \mathrm{C}$ can perform some function, which can differ for different projects. Service routines in real applications are much more complicated than just lighting LEDs. But those details are unimportant for illustrating this method.

The third external interrupt from $\mathrm{S}_{3}$ switches off both LEDs, and the $\mu \mathrm{C}$ again waits for an interrupt from $S_{1}$. The limitation of this method is that the sequence of incoming interrupts must be known, but this constraint is unproblematic for most applications. Listing 1 shows the
$\mu \mathrm{C}$ program. The key to the method is to prepare the number-address of the in-terrupt-service routine for the next expected interrupt in the special register Disp (dispatcher). In this case, the $\mu \mathrm{C}$ executes every external interrupt with its own individual interrupt routine. The routine adds a delay of 200 msec for debouncing the switches; you can eliminate the delay if it is unnecessary for the interrupt signals. You can download Listing 1 and associated assembly software from EDN's Web site, www.ednmag.com. Click on "Search Databases" and then enter the Software Center to download the file for Design Idea \#2650.

Is this the best Design Idea in this issue? Vote at www.ednmag.com/edn mag/vote.asp.

